LP3983 www.ti.com SNVS213A - MAY 2004 - REVISED MARCH 2013 LP3983 Micropower, Low Quiescent Current, CMOS Voltage Regulator in DSBGA Package Check for Samples: LP3983 FEATURES DESCRIPTION * * * * * * The LP3983 is a fixed voltage low current regulator. 1 2 Miniature 5 Pin Package Logic Controlled Enable No Noise Bypass Capacitor Required Stable with Low ESR Ceramic Capacitors Fast Turn ON Short Circuit Protection The LP3983 is ideally suited to standby type applications in battery powered equipment, it allows the lifetime of the battery to be maximized. The device can be controlled via an Enable(disable) control and can thus be used by the system to further extend the battery lifetime by reducing the power consumption to virtually zero. APPLICATIONS * * * * Performance is specified for a -40C to 125C temperature range. GSM Portable Phones CDMA Cellular Handsets Bluetooth Devices Portable Information Appliances For output voltages other than those stated and alternative package options, please contact your local NSC sales office. Package KEY SPECIFICATIONS * * * * * * * * * 5 Bump Thin DSBGA Package Input Voltage Range: 2.5V to 6.0V Output Voltages: 1.6V, 1.8V, and 2.5V Output Current: 5 mA Output Capacitors: 1F Low ESR Virtually Zero IQ (Disabled): 1.0 A Low IQ (Enabled): 14 A PSRR: 10 dB Fast Start Up: 170 s Typical Application Circuit LP3983 C3 VIN VIN CIN 1.0uF VOUT C1 VOUT COUT 1.0uF A1 On/Off Control, Active high No Connection A3 Enable N/C Gnd B2 1 2 Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright (c) 2004-2013, Texas Instruments Incorporated LP3983 SNVS213A - MAY 2004 - REVISED MARCH 2013 www.ti.com Block Diagram VIN VOUT Control VEN R1 R2 VREF Gnd Figure 1. LP3983 Connection Diagrams N/C VIN VIN N/C A3 C3 C3 A3 A1 B2 C1 C1 B2 A1 VEN GND VOUT VOUT GND VEN Figure 2. 5 Pin DSBGA Package Top View See Package Number YZR0005ADA Figure 3. 5 Pin DSBGA Package Bottom View See Package Number YZR0005ADA PIN DESCRIPTIONS Name Pin No. Name and Function VEN A1 Enable Input Logic, Enables regulator when 1.2V. Disables regulator when 0.5V GND B2 Common Ground VOUT C1 Voltage Output. Connect this Output to the Load Circuit. VIN C3 Unregulated supply Input. N/C A3 No Connection. There should be no electrical connection made to this pin. ORDERING INFORMATION (1) (2) OUTPUT VOLTAGE (V) GRADE 1.6 1.8 STD 2.5 (1) (2) 2 MINIMUM QUANTITY OUTPUT MEDIA ORDERABLE NUMBER 250 Mini-Reel LP3983ITL-1.6 3000 Tape and Reel LP3983ITLX-1.6 250 Mini-Reel LP3983ITL-1.8 3000 Tape and Reel LP3983ITLX-1.8 250 Mini-Reel LP3983ITL-2.5 3000 Tape and Reel LP3983ITLX-2.5 For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. Package drawings, thermal data, and symbolization are available at www.ti.com/packaging. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 LP3983 www.ti.com SNVS213A - MAY 2004 - REVISED MARCH 2013 These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Absolute Maximum Ratings (1) (2) (3) VIN -0.3 to 6.5V VEN -0.3 to (VIN + 0.3V) to 6.5V(max) -0.3V to(V IN + 0.3V) to 6.5V(max) VOUT Junction Temperature 150C Storage Temperature -65C to +150C Pad Temperature (Soldering, 10 sec.) ESD 265C (4) Human Body Model 2KV Machine Model (1) (2) (3) (4) 100V Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables. All voltages are with respect to the potential at the GND pin. If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications. The human body model is 100pF discharged through a 1.5k resistor into each pin. The machine model is a 200pF capacitor discharged directly into each pin. Operating Ratings (1) (2) VIN (3) VIN(MIN)to 6V VEN, 0 to 6.0V Recommended Load Current 0 to 5mA -40C to +125C Junction Temperature Ambient Temperature (1) (2) (3) (4) (4) -40C to +119C Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables. All voltages are with respect to the potential at the GND pin. The minimum VIN is dependant on the device output option.For VOUT(NOM) 2.7V, VIN(MIN) will equal 2.5V. For VOUT(NOM) > 2.7V, VIN(MIN) will equal VOUT(NOM) + 200mV. The maximum ambient temperature (TA(max)) is dependant on the maximum operating junction temperature (TJ(max-op) = 125C), the maximum power dissipation of the device in the application (PD(max)), and the junction to ambient thermal resistance of the part/package in the application (JA), as given by the following equation: TA(max) = TJ(max-op) - (JA x PD(max)). Thermal Properties (1) Junction to Ambient Thermal Resistance (JA) (2) (1) (2) 255C/W The maximum ambient temperature (TA(max)) is dependant on the maximum operating junction temperature (TJ(max-op) = 125C), the maximum power dissipation of the device in the application (PD(max)), and the junction to ambient thermal resistance of the part/package in the application (JA), as given by the following equation: TA(max) = TJ(max-op) - (JA x PD(max)). Junction to ambient thermal resistance is dependant on the application and board layout. In applications where high maximum power dissipation is possible, special care must be paid to thermal dissipation issues in board design. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 3 LP3983 SNVS213A - MAY 2004 - REVISED MARCH 2013 www.ti.com Electrical Characteristics Unless otherwise specified: VEN = 1.8V,VIN = VOUT(nom) + 1.0V, CIN = 1.0 F, IOUT = 1.0mA, COUT = 1.0 F. Typical values and limits appearing in standard typeface are for TJ = 25C. Limits appearing in boldface type apply over the entire junction temperature range for operation, -40C to +125C. (1) (2) Symbol Parameter Conditions Output Voltage Tolerance Limit Typ IOUT = 0mA to 5mA VOUT Min Max -55 +55 -96 +96 -6 +6 PSRR Power Supply Rejection Ratio VIN = VOUT(nom) + 1V, f 10 kHz, IOUT = 1mA 10 IQ Quiescent Current IOUT = 50A, VIN = 4.2V 14 21 VEN = 0.4V, VIN = 4.2V 1 3 Output Grounded 28 ISC Short Circuit Current Limit IOUT Maximum Output Current (3) Units mV from VOUT(nom) % of VOUT(nom) dB 35 (4) 5 A mA mA Logic Control Characteristics IEN Maximum Input Current at VEN input VEN = 0.4 and VIN= 6.0V VIL Logic Low Input Threshold VIN = VIN(MIN) to 6.0V VIH Logic High Input Threshold VIN = VIN(MIN) to 6.0V 0.02 A 0.5 1.2 V V Timing Characteristics Turn on Time (3) TON (1) (2) (3) (4) (5) (5) 170 250 s All limits are guaranteed. All electrical characteristics having room-temperature limits are tested during production with TJ = 25C or correlated using Statistical Quality Control methods. Operation over the temperature specification is guaranteed by correlating the electrical characteristics to process and temperature variations and applying statistical process control. The target output voltage which is labelled VOUT(NOM) is the desired voltage option. This electrical specification is guaranteed by design. The device maintains the regulated output voltage without load. Time from VEN = 1.2V to VOUT = 95% of VOUT(NOM) Electrical Characteristics Output Capacitor, Recommended Specifications Symbol Co Parameter Output Capacitor Conditions Capacitance (1) ESR (1) 4 Value 1.0 Limit Min Max 0.75 5 Units F 500 m The capacitor tolerance should be 25% or better over the temperature range. Capacitor types recommended are X7R, Y5V, and Z5U. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 LP3983 www.ti.com SNVS213A - MAY 2004 - REVISED MARCH 2013 Typical Performance Characteristics Unless otherwise specified, CIN = COUT = 1 F Ceramic, VIN = VOUT(nom) + 1.0V, TA = 25C, Enable pin is tied to VIN. Ground Current @ TA = 25C Ground Current vs VIN. IOUT = 7mA Figure 4. Figure 5. Ripple Rejection (CIN = COUT = 1F, IL = 100A) Start Up Time. VOUT = 1.8V Figure 6. Figure 7. Turn-Off Time. VOUT = 1.8V Load Transient Response. VOUt = 1.8V Figure 8. Figure 9. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 5 LP3983 SNVS213A - MAY 2004 - REVISED MARCH 2013 www.ti.com Typical Performance Characteristics (continued) Unless otherwise specified, CIN = COUT = 1 F Ceramic, VIN = VOUT(nom) + 1.0V, TA = 25C, Enable pin is tied to VIN. Line Transient Response Figure 10. 6 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 LP3983 www.ti.com SNVS213A - MAY 2004 - REVISED MARCH 2013 APPLICATION HINTS POWER DISSIPATION AND DEVICE OPERATION The permissible power dissipation for any package is a measure of the capability of the device to pass heat from the power source, the junctions of the IC, to the ultimate heat sink, the ambient environment. Thus the power dissipation is dependent on the ambient temperature and the thermal resistance across the various interfaces between the die and ambient air. As stated in the Electrical Characteristics section, the allowable power dissipation for the device in a given package can be calculated using the equation: PD = (TJ - TA)/JA (1) With a JA = 255C/W, the device in the DSBGA package returns a value of 392mW with a maximum junction temperature of 125C and an ambient temperature of 25C. The actual power dissipation across the device can be represented by the following equation: PD = (VIN - VOUT) * IOUT (2) This establishes the relationship between the power dissipation allowed due to thermal considerations, the voltage drop across the device, and the continuous current capability of the device. These two equations should be used to determine the optimum operating conditions for the device in the application. EXTERNAL CAPACITORS In common with most low-dropout regulators, the LP3983 requires external capacitors to ensure stable operation. The LP3983 is specifically designed for portable applications requiring minimum board space and smallest components. These capacitors must be correctly selected for good performance. INPUT CAPACITOR An input capacitor is required for stability. It is recommended that a 1.0uF capacitor be connected between the LP3983 input pin and ground (this capacitance value may be increased without limit). This capacitor must be located a distance of not more than 1cm from the input pin and returned to a clean analog ground. Any good quality ceramic, tantalum, or film capacitor may be used at the input. Important: Tantalum capacitors can suffer catastrophic failures due to surge current when connected to a lowimpedance source of power (like a battery or a very large capacitor). If a tantalum capacitor is used at the input, it must be guaranteed by the manufacturer to have a surge current rating sufficient for the application. There are no requirements for the ESR (Equivalent Series Resistance) on the input capacitor, but tolerance and temperature coefficient must be considered when selecting the capacitor to ensure the capacitance will be 1F over the entire operating temperature range. OUTPUT CAPACITOR The LP3983 is designed specifically to work with very small ceramic output capacitors. A ceramic capacitor (dielectric types Z5U, Y5V or X7R), recommended value 2.2F and with ESR between 5m to 500m, is suitable in the LP3983 application circuit. For this device the output capacitor should be connected between the VOUT pin and ground. It may also be possible to use tantalum or film capacitors at the output, but these are not as attractive for reasons of size and cost (see the section CAPACITOR CHARACTERISTICS). NO-LOAD STABILITY The LP3983 will remain stable and in regulation with no external load. This is specially important in CMOS RAM keep-alive applications. Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 7 LP3983 SNVS213A - MAY 2004 - REVISED MARCH 2013 www.ti.com CAPACITOR CHARACTERISTICS The LP3983 is designed to work with ceramic capacitors on the output to take advantage of the benefits they offer. For capacitance values in the range of 1F to 4.7F range, ceramic capacitors are the smallest, least expensive and have the lowest ESR values (which makes them best for eliminating high frequency noise). The ESR of a typical 1F ceramic capacitor is in the range of 20 m to 40 m, which easily meets the ESR requirement for stability by the LP3983. The temperature performance of ceramic capacitors varies by type. Larger value ceramic capacitors may be manufactured with Z5U or Y5V temperature characteristics, which results in the capacitance dropping by more than 50% as the temperature goes from 25C to 85C. A better choice for temperature coefficient in a ceramic capacitor is X7R, which holds the capacitance within 15% over the temperature range. Tantalum capacitors are less desirable than ceramic for use as output capacitors because they are more expensive when comparing equivalent capacitance and voltage ratings in the 1F to 4.7F range. Another important consideration is that tantalum capacitors have higher ESR values than equivalent size ceramics. This means that while it may be possible to find a tantalum capacitor with an ESR value within the stable range, it would have to be larger in capacitance (which means bigger and more costly) than a ceramic capacitor with the same ESR value. It should also be noted that the ESR of a typical tantalum will increase about 2:1 as the temperature goes from 25C down to -40C, so some guard band must be allowed. ENABLE OPERATION The LP3983 may be switched ON or OFF by a logic input at the ENABLE pin, VEN. A high voltage at this pin will turn the device on. When the enable pin is low, the regulator output is off and the device typically consumes < 1A. If the application does not require the shutdown feature, the VEN pin should be tied to VIN to keep the regulator output permanently on. To ensure proper operation, the signal source used to drive the VEN input must be able to swing above and below the specified turn-on/off voltage thresholds listed in the Electrical Characteristics section under VIL and VIH. DSBGA MOUNTING The DSBGA package requires specific mounting techniques which are detailed in Application Note AN-1112, (SNVA009). Referring to the section PCB Layout, it should be noted that the pad style which must be used with the 5 pin package is NSMD (non-solder mask defined) type. For best results during assembly, alignment ordinals on the PC board may be used to facilitate placement of the DSBGA device. DSBGA LIGHT SENSITIVITY Exposing the DSBGA device to direct sunlight may cause mis-operation of the device. Light sources such as Halogen lamps can effect electrical performance if brought near to the device. Light with wavelengths in the red and infra-red part of the spectrum have the most detrimental effect thus the fluorescent lighting used inside most buildings has very little effect on the output voltage of the device. Tests carried out on a DSBGA test board showed a negligible effect on the regulated output voltage when brought within 1cm of a fluorescent lamp. A deviation of less than 0.1% from nominal output voltage was observed. 8 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 LP3983 www.ti.com SNVS213A - MAY 2004 - REVISED MARCH 2013 REVISION HISTORY Changes from Original (March 2013) to Revision A * Page Changed layout of National Data Sheet to TI format ............................................................................................................ 8 Submit Documentation Feedback Copyright (c) 2004-2013, Texas Instruments Incorporated Product Folder Links: LP3983 9 PACKAGE OPTION ADDENDUM www.ti.com 10-Dec-2020 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (C) Device Marking (3) (4/5) (6) LP3983ITL-2.5/NOPB ACTIVE DSBGA YZR 5 250 RoHS & Green SNAGCU Level-1-260C-UNLIM -40 to 125 3 (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement. (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device. (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device. (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 Samples PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 TAPE AND REEL INFORMATION *All dimensions are nominal Device LP3983ITL-2.5/NOPB Package Package Pins Type Drawing SPQ DSBGA 250 YZR 5 Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 178.0 8.4 Pack Materials-Page 1 1.09 B0 (mm) K0 (mm) P1 (mm) 1.55 0.76 4.0 W Pin1 (mm) Quadrant 8.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 2-Sep-2015 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) LP3983ITL-2.5/NOPB DSBGA YZR 5 250 210.0 185.0 35.0 Pack Materials-Page 2 MECHANICAL DATA YZR0005xxx D 0.6000.075 E TLA05XXX (Rev C) D: Max = 1.502 mm, Min =1.441 mm E: Max = 1.045 mm, Min =0.984 mm 4215043/A NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice. www.ti.com 12/12 IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2020, Texas Instruments Incorporated