DVxcel™–LE, DVxcel-VC and DVxcel-DT for Video Peripheral Applications
DVxcel-LE – Encoder DVxcel-VC – Codec DVxcel-DT – Transcoder
Standard NTSC, PAL, ITU-R BT.656 NTSC, PAL, ITU-R BT.656 NTSC, PAL, ITU-R BT.656
Input 10-bit 10-bit 10-bit
Output N/A ITU656 CCIR601@27 MHz ITU656, CCIR601@27 MHz
MPEG-1 Encoding VBR, CBR VBR, CBR VBR, CBR
Resolution Horizontal: 480, 352, 320 Horizontal: 480, 352, 320 Horizontal: 480, 352, 320
GOP Structure I,IP, IBP I,IP, IBP I,IP, IBP
Bit Rate 384 Kbps-4 Mbps 384 Kbps-4 Mbps 384 Kbps-4 Mbps
MPEG-2 Encoding ML@MP, VBR and CBR ML@MP, VBR and CBR ML@MP, VBR and CBR
Resolution Horizontal:720, 704, 544, 480, 352 Horizontal:720, 704, 544, 480, 352 Horizontal:720, 704, 544, 480, 352
Vertical: 480 (NTSC), 576 (PAL) Vertical: 480 (NTSC), 576 (PAL) Vertical: 480 (NTSC), 576 (PAL)
GOP Structure I, IP, IBP I, IP, IBP I, IP, IBP
Bit Rate 1.8 - 10 Mbps 1.8 - 10 Mbps 1.8 - 10 Mbps
Multiplexing Program stream (multiplexing of Program stream (multiplexing of Program stream (multiplexing of
video elementary with audio video elementary with audio video elementary with audio
elementary) elementary) elementary)
codec (up to 544H. Res) codec (up to 544H. Res)
Ports 4 stereo inputs, 4 stereo outputs 4 stereo inputs 4 stereo outputs 4 stereo inputs 4 stereo outputs
Interface I2S and other serial interfaces I2S and other serial interfaces I2S and other serial interfaces
Format 16-, 24- or 32-bit at 32, 44.1 16-, 24- or 32-bit at 32, 44.1 16-, 24- or 32-bit at 32, 44.1
or 48 KHz or 48 KHz or 48 KHz
Host Interface Flexible host interface with I-Mode, Flexible host interface with I-Mode, Flexible host interface with I-Mode,
M-Mode, WAIT, and DTACK M-Mode, WAIT, and DTACK M-Mode, WAIT, and DTACK
Access Transfer 16- or 32-bit PIO; 16- or 32-bit 16- or 32-bit PIO; 16- or 32-bit 16- or 32-bit PIO; 16- or 32-bit
Target DMA; three 8-bit hardware Target DMA; three 8-bit hardware Target DMA; three 8-bit hardware
controlled bitstream ports controlled bitstream ports controlled bitstream ports
Memory 8 Mbytes of SDRAM 8 Mbytes of SDRAM 8 Mbytes of SDRAM
Input Voltages 3.3V pads and 2.0 core 3.3V pads and 2.0 core 3.3V pads and 2.0 core
System Clock 100 MHz 110 MHz 110 MHz
Packaging 208-pin QFP 308-pin BGA 308-pin BGA
Operating Power <1.8 W @ VDDQ=2.0V typical <1.8 W @ VDDQ=2.0V typical <1.8 W @ VDDQ=2.0V typical
Encode/Decode DV25, DVCam, DVCpro
Resolution 720, 4:1:1, 4:2:0, (NTSC/PAL)
Bit Rate 25 Mbps
Transcode DV –> MPEG (Realtime)
For more information please call:
LSI Logic Corporation
North American Headquarters, Milpitas, CA
Tel: 800 574 4286
North America
Milpitas, CA
USA
Phone: 1-408-490-8000
Fax: 1-408-490-8590
Quebec, Canada
Phone: 1-514-426-5011
Fax: 1-514-426-7119
Europe
Crawley, West Sussex
United Kingdom
Phone: 44-1293-651100
Fax: 44-1293-651119
China
Beijing, China
Phone: 86-10-626-38296
Fax: 86-10-626-38322
Chengdu, China
Phone: 86-28-6713-150
Fax: 86-28-6713-694
Japan
Kohoku-Ku, Yokohama
Kanagawa Japan
Phone: 81-45-474-7571
Fax: 81-45-474-7570
Korea
Seoul, Korea
Phone: 822-561-9011
Fax: 822-561-9021
Taiwan
Taipei, Taiwan
Phone: 886-22-517-4938
Fax: 886-22-517-4937
LSI Logic logo design, DVxcel, The Communications Company,
and PerfectView are trademarks or registered trademarks of
LSI Logic Corporation. All other brand and product names
may be trademarks of their respective companies.
LSI Logic Corporation reserves the right to make changes to
any products and services herein at any time without notice.
LSI Logic does not assume any responsibility or liability arising
out of the application or use of any product or service described
herein, except as expressly agreed to in writing by LSI Logic; nor
does the purchase, lease, or use of a product or service from
LSI Logic convey a license under any patent rights, copyrights,
trademark rights, or any other of the intellectual property rights of
LSI Logic or of third parties.
Copyright ©2001 by LSI Logic Corporation.
All rights reserved.
Order No. I20087
801.1K.JG.IK - Printed in USA