

## LF147, LF347-N

SNOSBH1D-MAY 1999-REVISED MARCH 2013


## LF147/LF347 Wide Bandwidth Quad JFET Input Operational Amplifiers

Check for Samples: LF147, LF347-N

### FEATURES

- Internally Trimmed Offset Voltage: 5 mV max
- Low Input Bias Current: 50 pA
- Low Input Noise Current: 0.01 pA/√Hz
- Wide Gain Bandwidth: 4 MHz
- High Slew Rate: 13 V/µs
- Low Supply Current: 7.2 mA
- High Input Impedance: 10<sup>12</sup>Ω
- Low Total Harmonic Distortion: ≤0.02%
- Low 1/f Noise Corner: 50 Hz
- Fast Settling Time to 0.01%: 2 µs

### **Simplified Schematic**




### DESCRIPTION

The LF147 is a low cost, high speed quad JFET input operational amplifier with an internally trimmed input offset voltage (BI-FET II<sup>™</sup> technology). The device requires a low supply current and yet maintains a large gain bandwidth product and a fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. The LF147 is pin compatible with the standard LM148. This feature allows designers to immediately upgrade the overall performance of existing LF148 and LM124 designs.

The LF147 may be used in applications such as high speed integrators, fast D/A converters, sample-andhold circuits and many other circuits requiring low input offset voltage, low input bias current, high input impedance, high slew rate and wide bandwidth. The device has low noise and offset voltage drift.

### **Connection Diagram**




LF147 available as per JM38510/11906.

Figure 1. 14-Pin PDIP / CDIP / SOIC Top View See Package Number J0014A, D0014A or NFF0014A

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. BI-FET II is a trademark of dcl\_owner.

All other trademarks are the property of their respective owners.

## LF147, LF347-N





www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### Absolute Maximum Ratings <sup>(1)(2)</sup>

			LF147	LF347B/LF347			
Supply Voltage			±22V	±18V			
Differential Input Voltage			±38V	±30V			
Input Voltage Range (3)			±19V	±15V			
Output Short Circuit Duratio	n <sup>(4)</sup>		Continuous	Continuous			
Power Dissipation (5) (6)	(6) 900 mW						
T <sub>j</sub> max			150°C 1				
θ <sub>jA</sub>	CDIP (J) Package			70°C/W			
	PDIP (NFF) Package	PDIP (NFF) Package					
	SOIC Narrow (D)	SOIC Narrow (D)					
	SOIC Narrow (D) SOIC Wide (D)			85°C/W			
Operating Temperature Rar	nge		See (7)	See <sup>(7)</sup>			
Storage Temperature Rang	e		-65°C≤	≤T <sub>A</sub> ≤150°C			
Lead Temperature (Solderin	ng, 10 sec.)		260°C	260°C			
Soldering Information	PDIP / CDIP	Soldering (10 seconds)		260°C			
	SOIC Package	Vapor Phase (60 seconds)		215°C			
		Infrared (15 seconds)		220°C			
ESD Tolerance <sup>(8)</sup>				900V			

(1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

(3) Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

(4) Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

(5) For operating at elevated temperature, these devices must be derated based on a thermal resistance of  $\theta_{jA}$ .

(6) Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside ensured limits.

(7) The LF147 is available in the military temperature range −55°C≤T<sub>A</sub>≤125°C, while the LF347B and the LF347 are available in the commercial temperature range 0°C≤T<sub>A</sub>≤70°C. Junction temperature can rise to T<sub>i</sub> max = 150°C.

(8) Human body model, 1.5 k $\Omega$  in series with 100 pF.

### DC Electrical Characteristics <sup>(1)(2)</sup>

Symbol	Parameter	Conditions		LF147				LF347B			LF347		
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max		
V <sub>OS</sub>	Input Offset Voltage	R <sub>S</sub> =10 kΩ, T <sub>A</sub> =25°C		1	5		3	5		5	10	mV	
		Over Temperature			8			7			13	mV	
$\Delta V_{OS}/\Delta$ T	Average TC of Input Offset Voltage	R <sub>S</sub> =10 kΩ		10			10			10		µV/°C	
I <sub>OS</sub>	Input Offset Current	T <sub>j</sub> =25°C, <sup>(2) (3)</sup>		25	100		25	100		25	100	pА	
		Over Temperature			25			4			4	nA	
I <sub>B</sub>	Input Bias Current	T <sub>j</sub> =25°C, <sup>(2) (3)</sup>		50	200		50	200		50	200	pА	
		Over Temperature			50			8			8	nA	
R <sub>IN</sub>	Input Resistance	Tj=25°C		10 <sup>12</sup>			10 <sup>12</sup>			10 <sup>12</sup>		Ω	

(1) Refer to RETS147X for LF147D and LF147J military specifications.

(2) Unless otherwise specified the specifications apply over the full temperature range and for  $V_s=\pm 20V$  for the LF147 and for  $V_s=\pm 15V$  for the LF347B/LF347.  $V_{OS}$ , I<sub>B</sub>, and I<sub>OS</sub> are measured at  $V_{CM}=0$ .

(3) The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T<sub>j</sub>. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, P<sub>D</sub>. T<sub>j</sub>=T<sub>A</sub>+θ<sub>jA</sub> P<sub>D</sub> where θ<sub>jA</sub> is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

2 Submit Documentation Feedback



#### SNOSBH1D-MAY 1999-REVISED MARCH 2013

### DC Electrical Characteristics <sup>(1)(2)</sup> (continued)

Symbol	Parameter	Conditions		LF147	7	LF347B			LF347			Units
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
A <sub>VOL</sub>	Large Signal Voltage Gain	V <sub>S</sub> =±15V, T <sub>A</sub> =25°C	50	100		50	100		25	100		V/mV
		$V_0=\pm 10V$ , $R_L=2 k\Omega$										
		Over Temperature	25			25			15			V/mV
Vo	Output Voltage Swing	$V_S=\pm 15V, R_L=10 \text{ k}\Omega$	±12	±13. 5		±12	±13. 5		±12	±13. 5		V
V <sub>CM</sub>	Input Common-Mode	1/ .451/	±11	+15		±11	+15		±11	+15		V
	Voltage Range	V <sub>S</sub> =±15V		-12			-12			-12		V
CMRR	Common-Mode Rejection Ratio	R <sub>S</sub> ≤10 kΩ	80	100		80	100		70	100		dB
PSRR	Supply Voltage Rejection Ratio	See <sup>(4)</sup>	80	100		80	100		70	100		dB
I <sub>S</sub>	Supply Current			7.2	11		7.2	11		7.2	11	mA

(4) Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice from  $V_S = \pm 5V$  to  $\pm 15V$  for the LF347 and LF347B and from  $V_S = \pm 20V$  to  $\pm 5V$  for the LF147.

#### AC Electrical Characteristics (1)(2)

Symbol	Parameter	Conditions		LF147	7		LF347	в	LF347			Units
			Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	
Amplifier to Amplifier		T <sub>A</sub> =25°C,		-120			-120			-120		dB
	Coupling	f=1 Hz−20 kHz										
		(Input Referred)										
SR	Slew Rate	V <sub>S</sub> =±15V, T <sub>A</sub> =25°C	8	13		8	13		8	13		V/µs
GBW	Gain-Bandwidth Product	V <sub>S</sub> =±15V, T <sub>A</sub> =25°C	2.2	4		2.2	4		2.2	4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	T <sub>A</sub> =25°C, R <sub>S</sub> =100Ω, f=1000 Hz		20			20			20		nV / √Hz
i <sub>n</sub>	Equivalent Input Noise Current	T <sub>j</sub> =25°C, f=1000 Hz		0.01			0.01			0.01		pA / √ <del>Hz</del>
THD	Total Harmonic Distortion	A <sub>V</sub> =+10, R <sub>L</sub> =10k,		<0.0			<0.0			<0.0		%
		V <sub>O</sub> =20 Vp-p,		2			2			2		
		BW=20 Hz−20 kHz										

(1) Unless otherwise specified the specifications apply over the full temperature range and for  $V_S=\pm 20V$  for the LF147 and for  $V_S=\pm 15V$  for the LF347B/LF347. V<sub>OS</sub>, I<sub>B</sub>, and I<sub>OS</sub> are measured at V<sub>CM</sub>=0. Refer to RETS147X for LF147D and LF147J military specifications.

(2)

## LF147, LF347-N

#### SNOSBH1D-MAY 1999-REVISED MARCH 2013

 $V_{\rm S} = \pm 15V$ 

 $T_A = 25^\circ C$ 

100

80

60

40

20

0

- 10

-5

INPUT BIAS CURRENT (pA)

**Typical Performance Characteristics** Input Bias Current 100k  $V_{CM} = 0$  $V_{S} = \pm 15V$ INPUT BIAS CURRENT (pA) 10k 1k 100 10 - 50 – 25 0 25 50 75 100 125 TEMPERATURE (°C) Figure 3. Positive Common-Mode Input Voltage Limit 25 -55°C≤TA≤125°C 20 POSITIVE COMMON-MODE INPUT VOLTAGE LIMIT (V) 15 10 5 0 0 5 10 15 25

**POSITIVE SUPPLY** VOLTAGE (V) Figure 5.

20




Figure 2. **Supply Current** 10 9 SUPPLY CURRENT (mA) 8 -55°C 25°C 7 125°C 6 5 0 5 15 10 20 25 SUPPLY VOLTAGE (±V)

**Input Bias Current** 


0


COMMON-MODE VOLTAGE (V)

5

10

Figure 4.






Submit Documentation Feedback



www.ti.com




SNOSBH1D-MAY 1999-REVISED MARCH 2013



TEXAS INSTRUMENTS

www.ti.com


#### SNOSBH1D-MAY 1999-REVISED MARCH 2013



6




SNOSBH1D-MAY 1999-REVISED MARCH 2013



## LF147, LF347-N

Texas Instruments

SNOSBH1D-MAY 1999-REVISED MARCH 2013



8



#### SNOSBH1D - MAY 1999-REVISED MARCH 2013

### **APPLICATION HINTS**

The LF147 is an op amp with an internally trimmed input offset voltage and JFET input devices (BI-FET II). These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

Each amplifier is individually biased by a zener reference which allows normal circuit operation on  $\pm 4.5V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF147 will drive a 2 k $\Omega$  load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.

SNOSBH1D-MAY 1999-REVISED MARCH 2013



www.ti.com

#### **Detailed Schematic**







SNOSBH1D-MAY 1999-REVISED MARCH 2013

#### www.ti.com

### **Typical Applications**






All resistors 1% tolerance

- Accuracy of better than 0.4% with standard 1% value resistors
  No offset adjustment necessary
- Expandable to any number of stages
- Very high input impedance

A1	A2	A3	Vo
			Attenuation
0	0	0	0
0	0	1	−1 dB
0	1	0	-2 dB
0	1	1	-3 dB
1	0	0	-4 dB
1	0	1	-5 dB
1	1	0	-6 dB
1	1	1	-7 dB

SNOSBH1D-MAY 1999-REVISED MARCH 2013




#### Figure 24. Long Time Integrator with Reset, Hold and Starting Threshold Adjustment

V<sub>OUT</sub> starts from zero and is equal to the integral of the input voltage with respect to the threshold voltage:

$$V_{OUT} = \frac{1}{RC} \int_0^t (V_{IN} - V_{TH}) dt$$

- Output starts when V<sub>IN</sub>≥V<sub>TH</sub> •
- Switch S1 permits stopping and holding any output value
- Switch S2 resets system to zero



#### Figure 25. Universal State Variable Filter

- For circuit shown: fo=3 kHz, f<sub>NOTCH</sub>=9.5 kHz Q=3.4 Passband gain: Highpass-0.1 Bandpass-1 Lowpass-1 Notch—10
- f<sub>o</sub>xQ≤200 kHz
- 10V peak sinusoidal output swing without slew limiting to 200 kHz
- · See LM148 data sheet for design equations



SNOSBH1D-MAY 1999-REVISED MARCH 2013

### **REVISION HISTORY**

Cł	nanges from Revision C (March 2013) to Revision D P	age
•	Changed layout of National Data Sheet to TI format	. 12



### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
LF147-MD8	ACTIVE	DIESALE	Y	0	100	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125		Samples
LF147J	ACTIVE	CDIP	J	14	25	TBD	Call TI	Call TI	-55 to 125	LF147J	Samples
LF347BN/NOPB	ACTIVE	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF347BN	Samples
LF347M	NRND	SOIC	D	14	55	TBD	Call TI	Call TI	0 to 70	LF347M	
LF347M/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LF347M	Samples
LF347MX	NRND	SOIC	D	14	2500	TBD	Call TI	Call TI	0 to 70	LF347M	
LF347MX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LF347M	Samples
LF347N/NOPB	ACTIVE	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LF347N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

19-Jul-2016

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LF347MX	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LF347MX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

## PACKAGE MATERIALS INFORMATION

26-Mar-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LF347MX	SOIC	D	14	2500	367.0	367.0	35.0
LF347MX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0

## **GENERIC PACKAGE VIEW**

## CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



## J0014A



## **PACKAGE OUTLINE**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE



NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
  Falls within MIL-STD-1835 and GDIP1-T14.



## J0014A

## **EXAMPLE BOARD LAYOUT**

### CDIP - 5.08 mm max height

CERAMIC DUAL IN LINE PACKAGE





D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



## **MECHANICAL DATA**

## NFF0014A





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Texas Instruments:

LF347BN/NOPB LF347M LF347M/NOPB LF347MX LF347MX/NOPB LF347N/NOPB