1
FEATURES
SUPPORTS DEFENSE, AEROSPACE,
RSV PACKAGE
(TOP VIEW)
1OE
2OE
1B1
1B2
2B1
2DIR
1A1
1A2
2A1
VCCB
1DIR
VCCA
4
3
2
12B2
2A2
GND
GND
11
10
9
12
16 15 14 13
5 6 78
DESCRIPTION/ORDERING INFORMATION
SN74AVCH4T245-EP
www.ti.com
........................................................................................................................................................................................... SCES771 DECEMBER 2008
4-BIT DUAL-SUPPLY BUS TRANSCEIVERWITH CONFIGURABLE VOLTAGE TRANSLATION AND 3-STATE OUTPUTS
Control Inputs V
IH
/V
IL
Levels Are Referenced to Latch-Up Performance Exceeds 100 mA PerV
CCA
Voltage JESD 78, Class IIFully Configurable Dual-Rail Design Allows ESD Protection Exceeds JESD 22Each Port to Operate Over the Full 1.2-V to
8000-V Human-Body Model (A114-A)3.6-V Power-Supply Range
200-V Machine Model (A115-A)I/Os Are 4.6-V Tolerant
1000-V Charged-Device Model (C101)I
off
Supports Partial Power-Down-ModeOperation
Bus Hold on Data Inputs Eliminates the Need AND MEDICAL APPLICATIONSfor External Pullup/Pulldown Resistors
Controlled BaselineMax Data Rates
One Assembly/Test SiteOne Fabrication Site 380 Mbps (1.8-V to 3.3-V Translation)
Available in Military ( 55 ° C/125 ° C) 200 Mbps ( < 1.8-V to 3.3-V Translation)
Temperature Range
(1) 200 Mbps (Translate to 2.5 V or 1.8 V)
Extended Product Life Cycle 150 Mbps (Translate to 1.5 V)
Extended Product-Change Notification 100 Mbps (Translate to 1.2 V)
Product Traceability(1) Additional temperature ranges are available contact factory
This 4-bit noninverting bus transceiver uses two separate configurable power-supply rails. The A port is designedto track V
CCA
. V
CCA
accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V
CCB
. V
CCBaccepts any supply voltage from 1.2 V to 3.6 V. The SN74AVCH4T245 is optimized to operate with V
CCA
/V
CCBset at 1.4 V to 3.6 V. It is operational with V
CCA
/V
CCB
as low as 1.2 V. This allows for universal low-voltagebidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, and 3.3-V voltage nodes.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of TexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Copyright © 2008, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.
DESCRIPTION/ORDERING INFORMATION (CONTINUED)
DIR
OE
A1
B1
A2
B2
SN74AVCH4T245-EP
SCES771 DECEMBER 2008 ...........................................................................................................................................................................................
www.ti.com
The SN74AVCH4T245 is designed for asynchronous communication between two data buses. The logic levels ofthe direction-control (DIR) input and the output-enable ( OE) input activate either the B-port outputs or the A-portoutputs or place both output ports into the high-impedance mode. The device transmits data from the A bus tothe B bus when the B-port outputs are activated, and from the B bus to the A bus when the A-port outputs areactivated. The input circuitry on both A and B ports is always active and must have a logic HIGH or LOW levelapplied to prevent excess I
CC
and I
CCZ
.
The SN74AVCH4T245 is designed so that the control pins (1DIR, 2DIR, 1 OE, and 2 OE) are supplied by V
CCA
.
This device is fully specified for partial-power-down applications using I
off
. The I
off
circuitry disables the outputs,preventing damaging current backflow through the device when it is powered down.
The V
CC
isolation feature ensures that if either V
CC
input is at GND, then both ports are in the high-impedancestate. The bus-hold circuitry on the powered-up side always stays active.
Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistorswith the bus-hold circuitry is not recommended.
To ensure the high-impedance state during power up or power down, OE should be tied to V
CC
through a pullupresistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
ORDERING INFORMATION
(1)
T
A
PACKAGE
(2)
ORDERABLE PART NUMBER TOP-SIDE MARKING
55 ° C to 125 ° C QFN RSV Tape and reel CAVCH4T245MRSVREP SODM
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available atwww.ti.com/sc/package .(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TIwebsite at www.ti.com .
FUNCTION TABLE
(1)
(EACH 2-BIT SECTION)
CONTROL INPUTS OUTPUT CIRCUITS
OPERATIONOE DIR A PORT B PORT
L L Enabled Hi-Z B data to A busL H Hi-Z Enabled A data to B busH X Hi-Z Hi-Z Isolation
(1) Input circuits of the data I/Os are always active.
LOGIC DIAGRAM (POSITIVE LOGIC) FOR 1/2 OF AVCH4T245
2Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AVCH4T245-EP
Absolute Maximum Ratings
(1)
SN74AVCH4T245-EP
www.ti.com
........................................................................................................................................................................................... SCES771 DECEMBER 2008
over operating free-air temperature range (unless otherwise noted)
MIN MAX UNIT
V
CCA
Supply voltage range 0.5 4.6 VV
CCB
I/O ports (A port) 0.5 4.6V
I
Input voltage range
(2)
I/O ports (B port) 0.5 4.6 VControl inputs 0.5 4.6A port 0.5 4.6Voltage range applied to any outputV
O
Vin the high-impedance or power-off state
(2)
B port 0.5 4.6A port 0.5 V
CCA
+ 0.5V
O
Voltage range applied to any output in the high or low state
(2) (3)
VB port 0.5 V
CCB
+ 0.5I
IK
Input clamp current V
I
< 0 50 mAI
OK
Output clamp current V
O
< 0 50 mAI
O
Continuous output current ± 50 mAContinuous current through V
CCA
, V
CCB
, or GND ± 100 mAθ
JA
Package thermal impedance 184 ° C/WT
stg
Storage temperature range 65 150 ° C
(1) Stresses beyond those listed under " absolute maximum ratings " may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under " recommended operatingconditions " is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.(2) The input voltage and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.(3) The output positive-voltage rating may be exceeded up to 4.6 V maximum if the output current rating is observed.
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 3
Product Folder Link(s): SN74AVCH4T245-EP
Recommended Operating Conditions
(1) (2) (3) (4) (5)
SN74AVCH4T245-EP
SCES771 DECEMBER 2008 ...........................................................................................................................................................................................
www.ti.com
V
CCI
V
CCO
MIN MAX UNIT
V
CCA
Supply voltage 1.2 3.6 VV
CCB
Supply voltage 1.2 3.6 V1.2 V to 1.95 V V
CCI
× 0.65High-levelV
IH
Data inputs
(4)
1.95 V to 2.7 V 1.6 Vinput voltage
2.7 V to 3.6 V 21.2 V to 1.95 V V
CCI
× 0.35Low-levelV
IL
Data inputs
(4)
1.95 V to 2.7 V 0.7 Vinput voltage
2.7 V to 3.6 V 0.81.2 V to 1.95 V V
CCA
× 0.65High-level DIRV
IH
1.95 V to 2.7 V 1.6 Vinput voltage (referenced to V
CCA
)
(5)
2.7 V to 3.6 V 21.2 V to 1.95 V V
CCA
× 0.35Low-level DIRV
IL
1.95 V to 2.7 V 0.7 Vinput voltage (referenced to V
CCA
)
(5)
2.7 V to 3.6 V 0.8V
I
Input voltage 0 3.6 VActive state 0 V
CCOV
O
Output voltage V3-state 0 3.61.2 V 31.4 V to 1.6 V 6I
OH
High-level output current 1.65 V to 1.95 V 8 mA2.3 V to 2.7 V 93 V to 3.6 V 121.2 V 31.4 V to 1.6 V 6I
OL
Low-level output current 1.65 V to 1.95 V 8 mA2.3 V to 2.7 V 93 V to 3.6 V 12
Δt/ Δv Input transition rise or fall rate 5 ns/VT
A
Operating free-air temperature 55 125 ° C
(1) V
CCI
is the V
CC
associated with the input port.(2) V
CCO
is the V
CC
associated with the output port.(3) All unused data inputs of the device must be held at V
CCI
or GND to ensure proper device operation. Refer to the TI application report,Implications of Slow or Floating CMOS Inputs, literature number SCBA004.(4) For V
CCI
values not specified in the data sheet, V
IH
min = V
CCI
× 0.7 V, V
IL
max = V
CCI
× 0.3 V.(5) For V
CCA
values not specified in the data sheet, V
IH
min = V
CCA
× 0.7 V, V
IL
max = V
CCA
× 0.3 V.
4Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AVCH4T245-EP
Electrical Characteristics
(1) (2)
SN74AVCH4T245-EP
www.ti.com
........................................................................................................................................................................................... SCES771 DECEMBER 2008
over recommended operating free-air temperature range (unless otherwise noted)
T
A
= 25 ° C 55 ° C to 125 ° CPARAMETER TEST CONDITIONS V
CCA
V
CCB
UNITMIN TYP MAX MIN MAX
I
OH
= 100 µA 1.2 V to 3.6 V 1.2 V to 3.6 V V
CCO
0.2I
OH
= 3 mA 1.2 V 1.2 V 0.95I
OH
= 6 mA 1.4 V 1.4 V 1.05V
OH
V
I
= V
IH
VI
OH
= 8 mA 1.65 V 1.65 V 1.2I
OH
= 9 mA 2.3 V 2.3 V 1.75I
OH
= 12 mA 3 V 3 V 2.3I
OL
= 100 µA 1.2 V to 3.6 V 1.2 V to 3.6 V 0.2I
OL
= 3 mA 1.2 V 1.2 V 0.15I
OL
= 6 mA 1.4 V 1.4 V 0.35V
OL
V
I
= V
IL
VI
OL
= 8 mA 1.65 V 1.65 V 0.45I
OL
= 9 mA 2.3 V 2.3 V 0.55I
OL
= 12 mA 3 V 3 V 0.7I
I
DIR input V
I
= V
CCA
or GND 1.2 V to 3.6 V 1.2 V to 3.6 V ± 0.025 ± 0.25 ± 1 µAV
I
= 0.42 V 1.2 V 1.2 V 25V
I
= 0.49 V 1.4 V 1.4 V 15I
BHL
(3)
V
I
= 0.58 V 1.65 V 1.65 V 25 µAV
I
= 0.7 V 2.3 V 2.3 V 45V
I
= 0.8 V 3.3 V 3.3 V 100V
I
= 0.78 V 1.2 V 1.2 V 25V
I
= 0.91 V 1.4 V 1.4 V 15I
BHH
(4)
V
I
= 1.07 V 1.65 V 1.65 V 25 µAV
I
= 1.6 V 2.3 V 2.3 V 45V
I
= 2 V 3.3 V 3.3 V 1001.2 V 1.2 V 501.6 V 1.6 V 125I
BHLO
(5)
V
I
= 0 to V
CCI
1.95 V 1.95 V 200 µA2.7 V 2.7 V 3003.6 V 3.6 V 5001.2 V 1.2 V 501.6 V 1.6 V 125I
BHHO
(6)
V
I
= 0 to V
CCI
1.95 V 1.95 V 200 µA2.7 V 2.7 V 3003.6 V 3.6 V 500
(1) V
CCO
is the V
CC
associated with the output port.(2) V
CCI
is the V
CC
associated with the input port.(3) The bus-hold circuit can sink at least the minimum low sustaining current at V
IL
max. I
BHL
should be measured after lowering V
IN
to GNDand then raising it to V
IL
max.(4) The bus-hold circuit can source at least the minimum high sustaining current at V
IH
min. I
BHH
should be measured after raising V
IN
toV
CC
and then lowering it to V
IH
min.(5) An external driver must source at least I
BHLO
to switch this node from low to high.(6) An external driver must sink at least I
BHHO
to switch this node from high to low.
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 5
Product Folder Link(s): SN74AVCH4T245-EP
Electrical Characteristics
(1) (2)
Switching Characteristics
SN74AVCH4T245-EP
SCES771 DECEMBER 2008 ...........................................................................................................................................................................................
www.ti.com
over recommended operating free-air temperature range (unless otherwise noted) (continued)
T
A
= 25 ° C 55 ° C to 125 ° CPARAMETER TEST CONDITIONS V
CCA
V
CCB
UNITMIN TYP MAX MIN MAX
A port 0 V 0 V to 3.6 V ± 0.1 ± 1 ± 13I
off
V
I
or V
O
= 0 to 3.6 V µAB port 0 V to 3.6 V 0 V ± 0.1 ± 1 ± 13V
O
= V
CCO
orA or B port GND, OE = V
IH
3.6 V 3.6 V ± 0.5 ± 2.5 ± 5V
I
= V
CCI
or GNDI
OZ
(3)
µAB port V
O
= V
CCO
or OE = 0 V 3.6 V ± 14GND, don ' tA port 3.6 V 0 V ± 5V
I
= V
CCI
or GND care
1.2 V to 3.6 V 1.2 V to 3.6 V 8I
CCA
V
I
= V
CCI
or GND, I
O
= 0 0 V 3.6 V 2 µA3.6 V 0 V 81.2 V to 3.6 V 1.2 V to 3.6 V 8I
CCB
V
I
= V
CCI
or GND, I
O
= 0 0 V 3.6 V 8 µA3.6 V 0 V 2I
CCA
+ I
CCB
V
I
= V
CCI
or GND, I
O
= 0 1.2 V to 3.6 V 1.2 V to 3.6 V 16 µAControlC
i
V
I
= 3.3 V or GND 3.3 V 3.3 V 3.5 4.5 pFinputsC
io
A or B port V
O
= 3.3 V or GND 3.3 V 3.3 V 6 7 pF
(1) V
CCO
is the V
CC
associated with the output port.(2) V
CCI
is the V
CC
associated with the input port.(3) For I/O ports, the parameter I
OZ
includes the input leakage current.
over recommended operating free-air temperature range, V
CCA
= 1.2 V (see Figure 1 )
V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VV
CCB
= 1.2 VFROM TO
± 0.1 V ± 0.15 V ± 0.2 V ± 0.3 VPARAMETER UNIT(INPUT) (OUTPUT)
TYP TYP TYP TYP TYP
t
PLH
3.4 2.9 2.7 2.6 2.8A B nst
PHL
3.4 2.9 2.7 2.6 2.8t
PLH
3.6 3.1 2.8 2.6 2.6B A nst
PHL
3.6 3.1 2.8 2.6 2.6t
PZH
5.6 4.7 4.3 3.9 3.7OE A nst
PZL
5.6 4.7 4.3 3.9 3.7t
PZH
5 4.3 3.9 3.6 3.6OE B nst
PZL
5 4.3 3.9 3.6 3.6t
PHZ
6.2 5.2 5.2 4.3 4.8OE A nst
PLZ
6.2 5.2 5.2 4.3 4.8t
PHZ
5.9 5.1 5 4.7 5.5OE B nst
PLZ
5.9 5.1 5 4.7 5.5
6Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AVCH4T245-EP
Switching Characteristics
Switching Characteristics
SN74AVCH4T245-EP
www.ti.com
........................................................................................................................................................................................... SCES771 DECEMBER 2008
over recommended operating free-air temperature range, V
CCA
= 1.5 V ± 0.1 V (see Figure 1 )
V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VV
CCB
= 1.2 VFROM TO
± 0.1 V ± 0.15 V ± 0.2 V ± 0.3 VPARAMETER UNIT(INPUT) (OUTPUT)
TYP MIN MAX MIN MAX MIN MAX MIN MAX
t
PLH
3.2 0.3 10.3 0.3 9.2 0.4 8.2 0.4 8.2A B nst
PHL
3.2 0.3 10.3 0.3 9.2 0.4 8.2 0.4 8.2t
PLH
3.3 0.7 10.3 0.5 10 0.4 9.7 0.3 9.6B A nst
PHL
3.3 0.7 10.3 0.5 10 0.4 9.7 0.3 13.6t
PZH
4.9 1.4 13.6 1.1 13.5 0.7 13.4 0.4 13.4OE A nst
PZL
4.9 1.4 13.6 1.1 13.5 0.7 13.4 0.4 13.4t
PZH
4.5 1.4 14.6 1.1 11.7 0.9 9.8 0.9 9.6OE B nst
PZL
4.5 1.4 14.6 1.1 11.7 0.9 9.8 0.9 9.6t
PHZ
5.6 1.8 14.2 1.5 14.2 1.3 14.2 1.6 14.2OE A nst
PLZ
5.6 1.8 14.2 1.5 14.2 1.3 14.2 1.6 14.2t
PHZ
5.2 1.9 14.3 1.9 13.1 1.4 11.4 1.2 11.6OE B nst
PLZ
5.2 1.9 14.3 1.9 13.1 1.4 11.4 1.2 11.6
over recommended operating free-air temperature range, V
CCA
= 1.8 V ± 0.15 V (see Figure 1 )
V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VV
CCB
= 1.2 VFROM TO
± 0.1 V ± 0.15 V ± 0.2 V ± 0.3 VPARAMETER UNIT(INPUT) (OUTPUT)
TYP MIN MAX MIN MAX MIN MAX MIN MAX
t
PLH
2.9 0.1 10 0.1 8.9 0.1 7.9 0.3 7.9A B nst
PHL
2.9 0.1 10 0.1 8.9 0.1 7.9 0.3 7.9t
PLH
3 0.6 9.3 0.5 8.9 0.3 8.6 0.3 8.5B A nst
PHL
3 0.6 9.3 0.5 8.9 0.3 8.6 0.3 8.5t
PZH
4.4 1 13.4 1 11.3 0.6 11.3 0.4 11.2OE A nst
PZL
4.4 1 13.4 1 11.3 0.6 11.3 0.4 11.2t
PZH
4.1 1.2 14.4 1 12.4 0.8 9.3 0.8 8.6OE B nst
PZL
4.1 1.2 14.4 1 12.4 0.8 9.3 0.8 8.6t
PHZ
5.4 1.6 12.6 1.8 12.7 1.3 12.7 1.6 12.7OE A nst
PLZ
5.4 1.6 12.6 1.8 12.7 1.3 12.7 1.6 12.7t
PHZ
5 1.7 13.9 1.6 12.7 1.2 10.9 1 10.9OE B nst
PLZ
5 1.7 13.9 1.6 12.7 1.2 10.9 1 10.9
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 7
Product Folder Link(s): SN74AVCH4T245-EP
Switching Characteristics
Switching Characteristics
SN74AVCH4T245-EP
SCES771 DECEMBER 2008 ...........................................................................................................................................................................................
www.ti.com
over recommended operating free-air temperature range, V
CCA
= 2.5 V ± 0.2 V (see Figure 1 )
V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VV
CCB
= 1.2 VFROM TO
± 0.1 V ± 0.15 V ± 0.2 V ± 0.3 VPARAMETER UNIT(INPUT) (OUTPUT)
TYP MIN MAX MIN MAX MIN MAX MIN MAX
t
PLH
2.8 0.1 9.7 0.1 8.6 0.2 7.5 0.1 7.6A B nst
PHL
2.8 0.1 9.7 0.1 8.6 0.2 7.5 0.1 7.6t
PLH
2.7 0.6 8.2 0.4 7.9 0.2 7.4 0.2 7.3B A nst
PHL
2.7 0.6 8.2 0.4 7.9 0.2 7.4 0.2 7.3t
PZH
4 0.7 10.5 0.7 9.2 0.6 8.8 0.4 8.8OE A nst
PZL
4 0.7 10.5 0.7 9.2 0.6 8.8 0.4 8.8t
PZH
3.8 0.9 14.8 0.8 12 0.6 9.8 0.6 9OE B nst
PZL
3.8 0.9 14.8 0.8 12 0.6 9.8 0.6 9t
PHZ
4.7 1 12.4 1 12.4 1 10.2 1 10.6OE A nst
PLZ
4.7 1 12.4 1 12.4 1 10.2 1 10.6t
PHZ
4.5 1.5 13.4 1.3 12.2 1.1 10.2 0.9 9.2OE B nst
PLZ
4.5 1.5 12.8 1.3 12.2 1.1 10.2 0.9 9.2
over recommended operating free-air temperature range, V
CCA
= 3.3 V ± 0.3 V (see Figure 1 )
V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VV
CCB
= 1.2 VFROM TO
± 0.1 V ± 0.15 V ± 0.2 V ± 0.3 VPARAMETER UNIT(INPUT) (OUTPUT)
TYP MIN MAX MIN MAX MIN MAX MIN MAX
t
PLH
2.9 0.1 9.6 0.1 8.5 0.1 7.3 0.1 6.9A B nst
PHL
2.9 0.1 9.6 0.1 8.5 0.1 7.3 0.1 6.9t
PLH
2.6 0.6 8.2 0.4 7.4 0.2 7 0.1 6.8B A nst
PHL
2.6 0.6 8.2 0.4 7.4 0.2 7 0.1 6.8t
PZH
3.8 0.6 12.7 0.6 9.2 0.6 7.8 0.4 7.8OE A nst
PZL
3.8 0.6 12.7 0.6 9.2 0.6 7.8 0.4 7.8t
PZH
3.7 0.8 14.7 0.6 11.8 0.5 9.7 0.5 8.8OE B nst
PZL
3.7 0.8 14.7 0.6 11.8 0.5 9.7 0.5 8.8t
PHZ
4.8 0.7 13.3 0.7 12.3 0.7 9.6 0.7 10.6OE A nst
PLZ
4.8 0.7 13.3 0.7 12.3 0.7 9.6 0.7 10.6t
PHZ
5.3 1.4 13.3 1.2 12.1 1 10.4 0.8 10.2OE B nst
PLZ
5.3 1.4 13.3 1.2 12.1 1 10.4 0.8 10.2
8Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AVCH4T245-EP
Operating Characteristics
SN74AVCH4T245-EP
www.ti.com
........................................................................................................................................................................................... SCES771 DECEMBER 2008
T
A
= 25 ° C
V
CCA
= V
CCA
= V
CCA
= V
CCA
= V
CCA
=TEST
V
CCB
= 1.2 V V
CCB
= 1.5 V V
CCB
= 1.8 V V
CCB
= 2.5 V V
CCB
= 3.3 VPARAMETER UNITCONDITIONS
TYP TYP TYP TYP TYP
Outputs
1 1 1 1.5 2enabledA to B
Outputs
1 1 1 1 1C
L
= 0,disabledC
pdA
(1)
f = 10 MHz, pFOutputs
t
r
= t
f
= 1 ns
12 12.5 13 14 15enabledB to A
Outputs
1 1 1 1 1disabled
Outputs
12 12.5 13 14 15enabledA to B
Outputs
1 1 1 1 1C
L
= 0,disabledC
pdB
(1)
f = 10 MHz, pFOutputs
t
r
= t
f
= 1 ns
1 1 1 1 2enabledB to A
Outputs
1 1 1 1 1disabled
(1) Power dissipation capacitance per transceiver
Copyright © 2008, Texas Instruments Incorporated Submit Documentation Feedback 9
Product Folder Link(s): SN74AVCH4T245-EP
PARAMETER MEASUREMENT INFORMATION
VOH
VOL
From Output
Under Test
CL
(see Note A)
LOAD CIRCUIT
S1
2 × VCCO
Open
GND
RL
RL
tPLH tPHL
Output
Control
(low-level
enabling)
Output
Waveform 1
S1 at 2 × VCCO
(see Note B)
Output
Waveform 2
S1 at GND
(see Note B)
tPZL
tPZH
tPLZ
tPHZ
VCCA/2VCCA/2
VCCI/2 VCCI/2 VCCI
0 V
VCCO/2 VCCO/2VOH
VOL
0 V
VCCO/2 VOL + VTP
VCCO/2 VOH − VTP
0 V
VCCI
0 V
VCCI/2 VCCI/2
tw
Input
VCCA
VCCO
VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
VOLTAGE WAVEFORMS
PULSE DURATION
VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
Output
Input
tpd
tPLZ/tPZL
tPHZ/tPZH
Open
2 × VCCO
GND
TEST S1
NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRRv10 MHz, ZO = 50 , dv/dt 1 V/ns,
dv/dt 1 V/ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. tPLZ and tPHZ are the same as tdis.
F. tPZL and tPZH are the same as ten.
G. tPLH and tPHL are the same as tpd.
H. VCCI is the VCC associated with the input port.
I. VCCO is the VCC associated with the output port.
1.2 V
1.5 V ± 0.1 V
1.8 V ± 0.15 V
2.5 V ± 0.2 V
3.3 V ± 0.3 V
2 k
2 k
2 k
2 k
2 k
VCCO RL0.1 V
0.1 V
0.15 V
0.15 V
0.3 V
VTP
CL
15 pF
15 pF
15 pF
15 pF
15 pF
SN74AVCH4T245-EP
SCES771 DECEMBER 2008 ...........................................................................................................................................................................................
www.ti.com
Figure 1. Load Circuit and Voltage Waveforms
10 Submit Documentation Feedback Copyright © 2008, Texas Instruments Incorporated
Product Folder Link(s): SN74AVCH4T245-EP
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
Addendum-Page 1
PACKAGING INFORMATION
Orderable Device Status
(1)
Package Type Package
Drawing Pins Package
Qty Eco Plan
(2)
Lead/Ball Finish MSL Peak Temp
(3)
Op Temp (°C) Top-Side Markings
(4)
Samples
CAVCH4T245MRSVREP ACTIVE UQFN RSV 16 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 SODM
V62/09618-01XE ACTIVE UQFN RSV 16 3000 Green (RoHS
& no Sb/Br) CU NIPDAU Level-1-260C-UNLIM -55 to 125 SODM
(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a
continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
OTHER QUALIFIED VERSIONS OF SN74AVCH4T245-EP :
PACKAGE OPTION ADDENDUM
www.ti.com 11-Apr-2013
Addendum-Page 2
Catalog: SN74AVCH4T245
NOTE: Qualified Version Definitions:
Catalog - TI's standard catalog product
IMPORTANT NOTICE
Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its
semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers
should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
TI’s published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated
circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and
services.
Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is
accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced
documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements
different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the
associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyers and others who are developing systems that incorporate TI products (collectively, “Designers”) understand and agree that Designers
remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have
full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products
used in or for Designers’ applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with
respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous
consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and
take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will
thoroughly test such applications and the functionality of such TI products as used in such applications.
TI’s provision of technical, application or other design advice, quality characterization, reliability data or other services or information,
including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, “TI Resources”) are intended to
assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any
way, Designer (individually or, if Designer is acting on behalf of a company, Designer’s company) agrees to use any particular TI Resource
solely for this purpose and subject to the terms of this Notice.
TI’s provision of TI Resources does not expand or otherwise alter TI’s applicable published warranties or warranty disclaimers for TI
products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections,
enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically
described in the published documentation for a particular TI Resource.
Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that
include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE
TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY
RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information
regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or
endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
TI RESOURCES ARE PROVIDED “AS IS” AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR
REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO
ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF
MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL
PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM,
INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF
PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL,
DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN
CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN
ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949
and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.
Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such
products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards
and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must
ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in
life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use.
Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life
support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all
medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.
TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product).
Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications
and that proper product selection is at Designers’ own risk. Designers are solely responsible for compliance with all legal and regulatory
requirements in connection with such selection.
Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer’s non-
compliance with the terms and provisions of this Notice.
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2018, Texas Instruments Incorporated
Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Texas Instruments:
CAVCH4T245MRSVREP V62/09618-01XE