ADS901 AD S 901 E SBAS054A - MAY 2001 10-Bit, 20MHz, +3V Supply ANALOG-TO-DIGITAL CONVERTER TM FEATURES DESCRIPTION LOW POWER: 48mW at +3V SUPPLY RANGE: +2.7V to +3.7V ADJUSTABLE FULL SCALE RANGE WITH EXTERNAL REFERENCES NO MISSING CODES WIDEBAND TRACK/HOLD: 350MHz POWER DOWN: 15mW SSOP-28 PACKAGE The ADS901 is a high-speed pipelined analog-to-digital converter that operates from a +3V power supply. This complete converter includes a wide bandwidth track/hold and a 10-bit quantizer. The full scale input range is set by external references. The ADS901 employs digital error correction techniques to provide excellent differential linearity for demanding imaging applications. Its low distortion and high SNR give the extra margin needed for telecommunications, video and test instrumentation applications. The ADS901 is available in an SSOP-28 package. APPLICATIONS BATTERY POWERED EQUIPMENT CAMCORDERS DIGITAL CAMERAS COMPUTER SCANNERS COMMUNICATIONS CLK LVDD ADS901 Timing Circuitry IN T/H Pipeline A/D Error Correction Logic 3-State Outputs 10-Bit Digital Data Reference Ladder REFT CM REFB Pwrdn OE Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Copyright (c) 1997, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. www.ti.com ABSOLUTE MAXIMUM RATINGS ELECTROSTATIC DISCHARGE SENSITIVITY +VS ....................................................................................................... +6V Logic VDD ............................................................................................. +6V Analog Input ............................................................................... +VS +0.3V Logic Input ................................................................................. +VS +0.3V Case Temperature ......................................................................... +100C Junction Temperature .................................................................... +150C Storage Temperature ..................................................................... +125C This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. PACKAGE/ORDERING INFORMATION PRODUCT PACKAGE PACKAGE DRAWING NUMBER ADS901E ADS901E SSOP-28 SSOP-28 324 324 SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER(1) TRANSPORT MEDIA -40C to +85C -40C to +85C ADS901E ADS901E ADS901E ADS901E/1K Rail Tape and Reel NOTES: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /1K indicates 1000 devices per reel). Ordering 1000 pieces of "ADS901E/1K" will get a single 1000-piece Tape and Reel. ELECTRICAL CHARACTERISTICS At TA = +25C, VS = LVDD = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified. ADS901E PARAMETER Resolution Specified Temperature Range CONDITIONS TEMP MIN CONVERSION CHARACTERISTICS Sample Rate Data Latency 2 MAX UNITS +85 Bits C 10 Ambient Air -40 ANALOG INPUT Specified Full Scale Input Range(1) Common-Mode Voltage (Midscale) Analog Input Bias Current Input Impedance DIGITAL INPUT Logic Family Convert Command (Start Conversion) TYP 1Vp-p 1.5 1 1.25 || 5 V V A M || pF CMOS Compatible Rising Edge of Convert Clock Start Conversion Full 10k 20M 5 Samples/s Clk Cyc ADS901 SBAS054A ELECTRICAL CHARACTERISTICS (Cont.) At TA = +25C, VS = LVDD = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified. ADS901E PARAMETER CONDITIONS DYNAMIC CHARACTERISTICS Differential Linearity Error (Largest Code Error) f = 500kHz f = 9MHz No Missing Codes Integral Nonlinearity Error, f = 500kHz Spurious Free Dynamic Range(2) f = 500kHz (-1dBFS(3) input) f = 9MHz (-1dBFS input) Signal-to-Noise Ratio (SNR) Referred to Sinewave Input Signal f = 500kHz (-1dBFS input) f = 9MHz (-1dBFS input) Maximum SNR Referred to DC Full Scale Input Signal f = 9MHz (-1dBFS input) Signal-to-(Noise + Distortion) (SINAD) f = 500kHz (-1dBFS input) f = 3.58MHz (-1dBFS input) f = 9MHz (-1dBFS input) Effective Number of Bits(4) fIN = 3.58MHz Differential Gain Error NTSC, PAL Differential Phase Error NTSC, PAL Output Noise Input Grounded Aperture Delay Time Aperture Jitter Analog Input Bandwidth Small Signal -20dBFS Input Full Power 0dBFS Input Overvoltage Recovery Time(5) DIGITAL OUTPUTS Logic Family Logic Coding High Output Voltage, VOH Low Output Voltage, VOL 3-State Enable Time 3-State Disable Time Internal Pull-Down to Gnd Power-Down Enable Time Power-Down Disable Time Internal Pull-Down to Gnd ACCURACY Gain Error Input Offset(6) Power Supply Rejection (Gain) Power Supply Rejection (Offset) External REFT Voltage Range External REFB Voltage Range Reference Input Resistance POWER SUPPLY REQUIREMENTS Supply Voltage: +VS Supply Current: +IS Power Dissipation Power Dissipation (Power Down) Thermal Resistance, JA 28-Lead SSOP TEMP MIN TYP 0.8 0.9 Guaranteed 3.5 Full Full Full Full MAX UNITS 1.0 LSB LSB LSB Full Full 45 50 49 dBFS(3) dBFS Full Full 48 53 53 dB dB 62 dB 50 50 49 8.0 2.3 1.0 0.2 3 7 dB dB dB Bits % degrees LSB rms ns ps rms 350 100 2 MHz MHz ns Full Full Full 45 CL = 15pF CMOS Compatible Straight Offset Binary +2.4 OE = L OE = H 20 18 50 133 18 50 Pwrdn = L Pwrdn = H LVDD +0.4 40 10 V V ns ns k ns ns k fS = 2.5MHz VS = +10% Operating Operating Operating Operating Full Full Full Full Full Full Full Full Full Full REFB +0.5 0.8 +2.7 2.5 0.4 56 68 2 1 4 +3.0 16 49 15 89 VS-0.8 REFT -0.5 +3.7 60 %FS %FS dB dB V V k V mA mW mW C/W NOTES: (1) The single-ended input range is set by REFB and REFT values. (2) Spurious Free Dynamic Range refers to the magnitude of the largest harmonic. (3) dBFS is dB relative to full scale. (4) Based on (SINAD - 1.76)/6.02. (5) No "Rollover" of bits. (6) Offset Deviation from Ideal Negative Full Scale. ADS901 SBAS054A 3 PIN CONFIGURATION PIN DESCRIPTIONS TOP VIEW SSOP +VS 1 28 +VS LVDD 2 27 IN (LSB) Bit 10 3 26 CM Bit 9 4 25 LnBy Bit 8 5 24 REFB Bit 7 6 23 NC Bit 6 7 22 REFT PIN DESIGNATOR 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 +VS LVDD Bit 10 Bit 9 Bit 8 Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 GND GND CLK OE Pwrdn +VS GND GND LpBy REFT NC REFB LnBy CM IN +VS ADS901 Bit 5 8 21 LpBy Bit 4 9 20 GND Bit 3 10 19 GND Bit 2 11 18 +VS (MSB) Bit 1 12 17 Pwrdn GND 13 16 OE GND 14 15 CLK DESCRIPTION Analog Supply Output Logic Driver Supply Voltage Data Bit 10 (D0) (LSB) Data Bit 9 (D1) Data Bit 8 (D2) Data Bit 7 (D3) Data Bit 6 (D4) Data Bit 5 (D5) Data Bit 4 (D6) Data Bit 3 (D7) Data Bit 2 (D8) Data Bit 1 (D9) (MSB) Analog Ground Analog Ground Convert Clock Input Output Enable, Active Low Power Down Pin Analog Supply Analog Ground Analog Ground Positive Ladder Bypass Top Reference Input No Connection Bottom Reference Input Negative Ladder Bypass Common-Mode Voltage Output Analog Input Analog Supply TIMING DIAGRAM N+2 N+1 Analog In N+4 N+3 N tD N+5 tL tCONV N+7 N+6 tH Clock 5 Clock Cycles t2 Data Out N-5 N-4 N-3 N-2 N-1 N Data Invalid SYMBOL tCONV tL tH tD t1 t2 4 N+1 N+2 t1 DESCRIPTION MIN Convert Clock Period Clock Pulse Low Clock Pulse High Aperture Delay Data Hold Time, CL = 0pF New Data Delay Time, CL = 15pF max 50 24 24 TYP MAX UNITS 100s ns ns ns ns ns ns 25 25 3 3.9 12 ADS901 SBAS054A TYPICAL CHARACTERISTICS At TA = +25C, VS = Logic VDD = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified. SPECTRAL PERFORMANCE SPECTRAL PERFORMANCE 0 0 fIN = 500kHz fIN = 3.58MHz -20 Amplitude (dB) Amplitude (dB) -20 -40 -60 -40 -60 -80 -80 -100 -100 0 2 4 6 8 0 10 2 4 6 SPECTRAL PERFORMANCE 0 fIN = 9MHz -20 f1 = 4.5MHz f2 = 5.0MHz Amplitude (dB) -20 -40 -60 -40 -60 -80 -80 -100 -100 0 2 4 6 8 10 0 2.5 Frequency (MHz) 5 7.5 10 Frequency (MHz) DIFFERENTIAL LINEARITY ERROR DIFFERENTIAL LINEARITY ERROR 2 2 fIN = 9MHz fIN = 500kHz 1 DLE (LSB) 1 DLE (LSB) 10 TWO-TONE INTERMODULATION 0 Amplitude (dB) 8 Frequency (MHz) Frequency (MHz) 0 0 -1 -1 -2 -2 0 256 512 Output Code ADS901 SBAS054A 768 1024 0 256 512 768 1024 Output Code 5 TYPICAL CHARACTERISTICS (Cont.) At TA = +25C, VS = Logic VDD = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified. SWEPT POWER SFDR INTEGRAL LINEARITY ERROR 100 10 fIN = 500kHz 80 SFDR (dBc, dBFS) ILE (LSB) 5 0 -5 dBFS 60 40 20 dBc 0 -10 0 256 512 768 -60 1024 -50 -40 DYNAMIC PERFORMANCE vs INPUT FREQUENCY -20 -10 0 UNDERSAMPLING 54 0 fIN = 20MHz fS = 16MHz -20 SNR 53 Amplitude (dB) SFDR (dBFS), SNR (dB) -30 Input Amplitude (dBFS) Output Code 52 SFDR -40 -60 -80 51 -100 50 -120 0.1 1 10 0 16.2 32.4 48.6 64.8 81.0 Frequency (MHz) Frequency (MHz) DIFFERENTIAL LINEARITY ERROR vs TEMPERATURE SPURIOUS FREE DYNAMIC RANGE (SFDR) vs TEMPERATURE 56 0.9 fIN = 9MHz SFDR (dBFS) DLE (LSB) 54 0.8 0.7 fIN = 500kHz 52 fIN = 9MHz 50 fIN = 500kHz 48 0.6 -50 -25 0 25 50 Temperature (C) 6 75 100 -50 -25 0 25 50 75 100 Temperature (C) ADS901 SBAS054A TYPICAL CHARACTERISTICS (Cont.) At TA = +25C, VS, Logic VDD = +3V, REFB = 1V, REFT = 2V, Specified Input Range = 1V to 2V, Sampling Rate = 20MHz, unless otherwise specified. POWER DISSIPATION vs TEMPERATURE SIGNAL-TO-NOISE RATIO vs TEMPERATURE 50 Power Dissipation (mW) 55 fIN = 500kHz SNR (dB) 54 fIN = 9MHz 53 52 49 48 47 46 45 -50 -25 0 25 50 75 -50 100 -25 0 GAIN ERROR vs TEMPERATURE 75 100 0.6 Offset Error (% FS) 2.7 Gain Error (%FS) 50 OFFSET ERROR vs TEMPERATURE 2.8 2.6 2.5 2.4 0.5 0.4 0.3 -50 -25 0 25 50 75 100 -50 Temperature (C) -25 0 25 50 75 100 Temperature (C) OUTPUT NOISE HISTOGRAM (DC Input) POWER DISSIPATION vs SAMPLING FREQUENCY 8 Power Dissipation (mW) 55 6 Counts (x105) 25 Temperature (C) Temperature (C) 4 2 0 50 45 40 35 N-2 N-1 N Output Code ADS901 SBAS054A N+1 N+2 1 10 100 Frequency (MHz) 7 THEORY OF OPERATION The ADS901 is a high speed sampling analog-to-digital converter that utilizes a pipeline architecture. The fully differential topology and digital error correction guarantee 10-bit resolution. The differential track/hold circuit is shown in Figure 1. The switches are controlled by an internal clock which has a non-overlapping two phase signal, 1 and 2. At the sampling time the input signal is sampled on the bottom plates of the input capacitors. In the next clock phase, 1, the bottom plates of the input capacitors are connected together and the feedback capacitors are switched to the op amp output. At this time the charge redistributes between CI and CH, completing one track/hold cycle. The differential output is a held DC representation of the analog input at the sample time. The track/hold circuit can also convert a single-ended input signal into a fully differential signal for the quantizer. Consequently, the input signal-to-noise performance. Other parameters such as small-signal and full-power bandwidth, and wideband noise are also defined in this stage. Op Amp Bias 1 VCM 1 CH 2 CI IN IN 1 2 OUT 1 OUT 1 CI 2 CH 1 1 Input Clock (50%) Op Amp Bias VCM To accommodate a bipolar signal swing, the ADS901 operates with a common-mode voltage (VCM) which is derived from the external references. Due to the symmetric resistor ladder inside the ADS901, the VCM is situated between the top and bottom reference voltage. Equation (1) can be used for calculating the common-mode voltage level. VCM = (REFT +REFB)/2 (1) There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all "1's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically. APPLICATIONS SIGNAL SWING AND COMMON-MODE CONSIDERATIONS The ADS901 is designed to operate on a +3V single supply voltage. The nominal input signal swing is 1Vp-p, situated between +1V and +2V. This means that the signal swings 0.5V around a common-mode voltage of +1.5V, which is half the supply voltage (VCM = VS/2). In some applications it might be advantageous to increase the input signal swing. This will improve the achievable signal-to-noise performance. However, considerations should be made to keep the signal swing within the linear range of operation of the driving circuitry to avoid any excessive distortion. In extreme situations the performance of the converter will start to degrade due to variations of the input's switch onresistance over the input voltage. Therefore, the signal swing should remain approximately 0.5V away from each rail during normal operation. Internal Non-overlapping Clock 1 2 1 FIGURE 1. Input Track/Hold Configuration with Timing Signals. The pipelined quantizer architecture has 9 stages with each stage containing a two-bit quantizer and a two bit digitalto-analog converter, as shown in Figure 2. Each two-bit quantizer stage converts on the edge of the sub-clock, which is the same frequency of the externally applied clock. The output of each quantizer is fed into its own delay line to time-align it with the data created from the following quantizer stages. This aligned data is fed into a digital error correction circuit which can adjust the output data based on the information found on the redundant bits. This technique provides the ADS901 with excellent differential linearity and guarantees no missing codes at the 10-bit level. DRIVING THE ANALOG INPUTS AC-COUPLED DRIVER Figure 2 shows an example of an ac-coupled, single-ended interface circuit using a high-speed op amp that operates on +3V +5V C1 R1 50 0.1F VIN IN A1 -5V R1 1k ADS901 CM 402 VCM 0.1F 402 FIGURE 2. AC-Coupled, Single-Ended Interface Circuit. 8 ADS901 SBAS054A dual supplies (OPA650, OPA658). The mid-point reference voltage, VCM, biases the bipolar, ground-referenced input signal. The capacitor C1 and resistor R1 form a high-pass filter with the -3dB frequency set at f-3dB = 1/(2 R1 C1) on a +3V supply voltage. The OPA632 provides excellent performance in this demanding application. Its wide input and output voltage ranges, an low distortion, supports the ADS901 well. The OPA632 is configured for a gain of +2. The 374 and 2.26k resistors at the input level-shift VIN so that VOUT is within the allowed output voltage range when VIN = 0. The input impedance of the driver circuit is set to match to a 50 source impedance. The input levelshifting was designed that VIN can be between 0V and 5V, while delivering an output voltage of 1V to 2V into the ADS901. Both the OPA632 and ADS901 have a powerdown function pin with the same polarity for those systems the need to conserve power. (2) The values for C1 and R1 are not critical in most applications and can be set freely. The values shown correspond to a frequency of 1.6kHz. Figure 3 depicts a circuit that can be used in single-supply applications. The mid-reference voltage biases the op amp up to the appropriate common-mode voltage, for example VCM = +1.5V. With the use of capacitor CG the DC gain for the non-inverting op amp input is set to +1V/V. As a result the transfer function is modified to VOUT = VIN {(1 + RF/RG) + VCM} EXTERNAL REFERENCE The ADS901 requires external references on pin 22 (REFT) and 24 (REFB). Internally those pins are connected through a resistor ladder, which has a nominal resistance of 4k (15%). In order to establish a correct voltage drop across the ladder the external reference circuit must be able to typically supply 250A of current. With this current the full-scale input range of the ADS901 is set between +1V and +2V, or 1Vp-p. In general, the voltage drop across REFT and REFB determines the input full-scale range (FSR) of the ADS901. Equation (4) can be used to calculate the span. (3) Again, the input coupling capacitor C1 and resistor R1 form a high-pass filter. At the same time the input impedance is defined by R1. Resistor RS isolates the op amp's output from the capacitive load to avoid gain peaking or even oscillation. It can also be used to establish a defined bandwidth to reduce the wideband noise. The recommended value is usually between 10 and 100. FSR = REFT - REFB DC-COUPLED INTERFACE CIRCUIT (4) Depending on the application, several options are possible to supply the external reference voltages to the ADS901 without degrading the typical performance. Many systems are now requiring +3V single supply capability of both the A/D converter and its driver. Figure 4 shows an example for DC-coupled configuration operating solely +3V +5V C1 0.1F RS 50 VIN IN OPA680 R1 1k ADS901 22pF CM VCM RF 402 0.1F RG 402 402 CG 0.1F FIGURE 3. Interface Circuit. Example using the voltage feedback amplifier OPA680. +3V Disable 2.26k 374 DIS VIN 100 +3V Pwrdn ADS901 10-Bit 20Msps OPA632 57.6 22pF 562 750 FIGURE 4. DC-Coupled Interface Circuit for +3V Single-Supply Operation. ADS901 SBAS054A 9 LOW-COST REFERENCE SOLUTION The easiest way to achieve the required reference voltages is to place the reference ladder of the ADS901 between the supply rails, as shown in Figure 5. Two additional resistors (RT, RB) are necessary to set the correct current through the ladder. However depending on the desired full-scale swing and supply voltage different resistor values might be selected. The trade-offs, when selecting this reference circuit, are variations in the reference voltages due to component tolerances and power supply variations. In any case, it is recommended to bypass the reference ladder with at least 0.1F ceramic capacitors, as shown in Figure 5. The capacitors serve a dual purpose. They will bypass most of the high frequency transient noise which results from feedthrough of the clock and switching noise from the T/H stages. Secondly, they serve as a charge reservoir to supply instantaneous current to internal nodes. SINGLE-ENDED INPUT STRAIGHT OFFSET BINARY (SOB) PIN 12 FLOATING or LO +FS (IN = +2V) +FS -1LSB +FS -2LSB +3/4 Full Scale +1/2 Full Scale +1/4 Full Scale +1LSB Bipolar Zero (IN +1.5V) -1LSB -1/4 Full Scale -1/2 Full Scale -3/4 Full Scale -FS +1LSB -FS (IN = +1V) 1111111111 1111111111 1111111110 1110000000 1100000000 1010000000 1000000001 1000000000 0111111111 0110000000 0100000000 0010000000 0000000001 0000000000 PRECISE REFERENCE SOLUTION For those applications requiring a higher level of dc accuracy and drift, a reference circuit with a precision reference element might be used (see Figure 6). A stable +1.2V reference voltage is established by a two terminal bandgap reference diode, the REF1004-1.2. Using a general-purpose single-supply dual operational amplifier (A1), like an OPA2237, OPA2234 or OPA2343, the two required reference voltages for the ADS901 can be generated by setting each op amp to the appropriate gain; for example: set REFT to +2V and REFB to +1V. CLOCK INPUT The clock input of the ADS901 is designed to accommodate either +5V or +3V CMOS logic levels. To drive the clock input with a minimum amount of duty cycle variation and support maximum sampling rates (20Msps), high speed or advanced CMOS logic should be used (HC/HCT, AC/ACT). When digitizing at high sampling rates, a 50% duty cycle clock with fast rise and fall times (2ns or less) are recommended to meet the rated performance specifications. However, the ADS901 performance is tolerant to duty cycle variations of as much as 10% without degradation. For applications operating with input frequencies up to Nyquist or undersampling applications, special consideration must be made to provide a clock with very low jitter. Clock jitter leads to aperture jitter (tA) which can be the ultimate limitation to achieving good SNR performance. Equation (5) shows the relationship between aperture jitter, input frequency and the signal-to-noise ratio: SNR = 20log10 [1/(2 fIN tA)] (5) For example, with a 10MHz full-scale input signal and an aperture jitter of tA = 20ps, the SNR is clock jitter limited to 58dB. TABLE I. Coding Table for the ADS901. +3V 10F 0.1F RT 4k +2V 0.1F REFT +VS 1k 0.1F LpBy VIN IN 0.1F 1k 1k ADS901 0.1F CM 1k LnBy 0.1F 1k REFB +1V 0.1F RB 4k FIGURE 5. Low Cost Solution to Supply External Reference Voltages and Recommended Reference Bypassing. 10 ADS901 SBAS054A +VS 10 1/2 A1 +VS +VS +LVDD Top Reference (REFT) Digital Output Stage ADS901 RF1 10k RG1 REF1004 +1.2V 5k FIGURE 7. Independent Supply Connection for Output Stage. 3k 10 1/2 A1 Bottom Reference (REFB) RF2 During power-down the digital outputs are set in 3-state. With the clock applied, the converter does not accurately process the sampled signal. After removing the power-down condition the output data from the following 5 clock cycles is invalid (data latency). RG2 A1 = OPA2237 or Equivalent. FIGURE 6. Precise Solution to Supply External Reference Voltages. DIGITAL OUTPUTS There is a 5.0 clock cycle data latency from the start convert signal to the valid output data. The standard output coding is Straight Offset Binary where a full scale input signal corresponds to all "1's" at the output. The digital outputs of the ADS901 can be set to a high impedance state by driving the three-state (pin 16) with a logic "HI". Normal operation is achieved with pin 16 "LO" or Floating due to internal pull-down resistors. This function is provided for testability purposes but is not recommended to be used dynamically. The digital outputs of the ADS901 are standard CMOS stages and designed to be compatible to both high speed TTL and CMOS logic families. The logic thresholds are for low-voltage CMOS: VOL = 0.4V, VOH = 2.4V, which allows the ADS901 to directly interface to 3V-logic. The digital outputs of the ADS901 use a dedicated digital supply pin (pin 2, LVDD). By adjusting the voltage on LVDD, the digital output levels will vary respectively. In any case, it is recommended to limit the fan-out to one, to keep the capacitive loading on the data lines below the specified 15pF. If necessary, external buffers or latches may be used to provide the added benefit of isolating the A/D converter from any digital activities on the bus coupling back high frequency noise and degrading the performance. DECOUPLING AND GROUNDING CONSIDERATIONS The ADS901 converter have several supply pins, one of which is dedicated to supply only the output driver. The remaining supply pins are not, as is often the case, divided into analog and digital supply pins since they are internally connected on the chip. For this reason it is recommended to treat the converter as an analog component and to power it from the analog supply only. Digital supply lines often carry high levels of noise which can couple back into the converter and limit the achievable performance. Because of the pipeline architecture, the converter also generates high frequency transients and noise that are fed back into the supply and reference lines. This requires that the supply and reference pins be sufficiently bypassed. Figure 8 shows the recommended decoupling scheme for the analog supplies. In most cases 0.1F ceramic chip capacitors are adequate to keep the impedance low over a wide frequency range. Their effectiveness largely depends on the proximity to the individual supply pin. Therefore they should be located as close to the supply pins as possible. ADS901 +VS 1 GND 13 14 0.1F POWER-DOWN MODE The ADS901's low power consumption can be further reduced by initiating a power down mode. For this, the Pwrdn-Pin (Pin 17) must be tied to a logic "High" reducing the current drawn from the supply by approximately 70%. In normal operation the power-down mode is disabled by an internal pull-down resistor (50k). ADS901 SBAS054A +VS 18 0.1F GND 19 20 +VS 28 0.1F FIGURE 8. Recommended Bypassing for Analog Supply Pins. 11 PACKAGE OPTION ADDENDUM www.ti.com 26-Aug-2009 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Drawing Pins Package Eco Plan (2) Qty ADS901E ACTIVE SSOP DB 28 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM ADS901EG4 ACTIVE SSOP DB 28 50 Green (RoHS & no Sb/Br) CU NIPDAU Level-1-260C-UNLIM Lead/Ball Finish MSL Peak Temp (3) (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material) (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. Addendum-Page 1 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Amplifiers Data Converters DLP(R) Products DSP Clocks and Timers Interface Logic Power Mgmt Microcontrollers RFID RF/IF and ZigBee(R) Solutions amplifier.ti.com dataconverter.ti.com www.dlp.com dsp.ti.com www.ti.com/clocks interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com www.ti.com/lprf Applications Audio Automotive Broadband Digital Control Medical Military Optical Networking Security Telephony Video & Imaging Wireless www.ti.com/audio www.ti.com/automotive www.ti.com/broadband www.ti.com/digitalcontrol www.ti.com/medical www.ti.com/military www.ti.com/opticalnetwork www.ti.com/security www.ti.com/telephony www.ti.com/video www.ti.com/wireless Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright (c) 2009, Texas Instruments Incorporated