

May 2000

QFET™

FQB12P20 / FQI12P20

200V P-Channel MOSFET

General Description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters.

Features

- -11.5A, -200V, $R_{DS(on)} = 0.47\Omega @V_{GS} = -10 V$
- Low gate charge (typical 31 nC)
- Low Crss (typical 30 pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		FQB12P20 / FQI12P20	Units	
V _{DSS}	Drain-Source Voltage		-200	V	
I _D	Drain Current - Continuous (T _C = 25°C	C)	-11.5	Α	
	- Continuous (T _C = 100°	°C)	-7.27	Α	
I _{DM}	Drain Current - Pulsed	(Note 1)	-46	Α	
V _{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	810	mJ	
I _{AR}	Avalanche Current (Note		-11.5	Α	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	12	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	-5.5	V/ns	
P_{D}	Power Dissipation (T _A = 25°C) *		3.13	W	
	Power Dissipation (T _C = 25°C)		120	W	
	- Derate above 25°C		0.96	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering 1/8" from case for 5 seconds	300	°C		

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		1.04	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		40	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

^{*} When mounted on the minimum pad size recommended (PCB Mount)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-200			V
ΔBV_{DSS}	Breakdown Voltage Temperature Coefficient	I _D = -250 μA, Referenced to 25°C		-		V/°C
I _{DSS}	7 0 1 1/1 1 2 1 0 1	V _{DS} = -200 V, V _{GS} = 0 V			-1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = -160 V, T _C = 125°C			-10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-3.0		-5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = -10 V, I _D = -5.75 A		0.36	0.47	Ω
g _{FS}	Forward Transconductance	V _{DS} = -40 V, I _D = -5.75 A (Note 4)		6.4		S
C _{iss}	Input Capacitance Output Capacitance	$V_{DS} = -25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		920 190	1200 250	pF pF
C _{rss}	Reverse Transfer Capacitance	1 = 1.0 MHZ		30	40	pF
Switchi	ing Characteristics		1		Т	1
t _{d(on)}	Turn-On Delay Time	V _{DD} = -100 V, I _D = -11.5 A,		20	50	ns
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		195	400	ns
t _{d(off)}	Turn-Off Delay Time	(Note 4 5)		40	90	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		60	130	ns
Q_g	Total Gate Charge	$V_{DS} = -160 \text{ V}, I_{D} = -11.5 \text{ A},$		31	40	nC
Q_{gs}	Gate-Source Charge	V _{GS} = -10 V		8.1		nC
Q_{gd}	Gate-Drain Charge	(Note 4, 5)		16		nC
Drain-S	Source Diode Characteristics ar	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Did	ode Forward Current			-11.5	Α
I _{SM}	Maximum Pulsed Drain-Source Diode F	orward Current			-46	Α
V _{SD}	Drain-Source Diode Forward Voltage	V _{GS} = 0 V, I _S = -11.5 A			-5.0	V
t _{rr}	Reverse Recovery Time	V _{GS} = 0 V, I _S = -11.5 A,		180		ns
Q _{rr}	Reverse Recovery Charge	$dI_F / dt = 100 \text{ A/}\mu\text{s}$ (Note 4)		1.44		μС

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International






2.5 (Normalizad) 1.5 (N

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, May 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms





Peak Diode Recovery dv/dt Test Circuit & Waveforms






Body Diode Reverse Current









I²PAK







TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{lll} \mathsf{ACEx^{TM}} & \mathsf{HiSeC^{TM}} \\ \mathsf{Bottomless^{TM}} & \mathsf{ISOPLANAR^{TM}} \\ \mathsf{CoolFET^{TM}} & \mathsf{MICROWIRE^{TM}} \\ \mathsf{CROSSVOLT^{TM}} & \mathsf{POP^{TM}} \\ \mathsf{E^2CMOS^{TM}} & \mathsf{PowerTrench^{(8)}} \\ \end{array}$

FACT™ QFET™ FACT Quiet Series™ QS™

FAST[®] Quiet Series[™] SuperSOT[™]-3 GTO[™] SuperSOT[™]-6

CROWIRE™ TinyLogic™

P™ UHC™

werTrench® VCX™

ET™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

SuperSOT™-8

SyncFET™

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Statu		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Search:

Go

Qualification Support

Home >> Find products >>

FQB12P20

200V P-Channel QFET

Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

General description

These P-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as high efficiency switching DC/DC converters, and DC motor control.

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

back to top

Features

- -11.5A, -200V, $R_{DS(on)} = 0.47\Omega @V_{GS} = -10V$
- Low gate charge (typical 31 nC)
- Low Crss (typical 30 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
							Line 1: \$Y (Fairchild logo)

FQB12P20TM	Full Production	Full Production	\$1.26	TO-263(D2PAK)	2	TARE REEL	& Z (Asm. Plant Code) & 4 (4-Digit Date Code) <u>Line 2:</u> FQB <u>Line 3:</u> 12P20
FQB12P20TM_SB82075	Full Production	Full Production	N/A	TO-263(D2PAK)	2	TAPE REEL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 4 (4-Digit Date Code) Line 2: FQB Line 3: 12P20

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQB12P20 is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Product
FQB12P20TM
FQB12P20TM_SB82075

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |