

## Avalanche-Energy-Rated P-Channel Power MOSFETs

-11A, -100V

$r_{DS(on)} = 0.30\Omega$


### Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

The 2N6804 is an advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits


The 2N6804 is supplied in the JEDEC TO-204AA steel package.

### TERMINAL DIAGRAM



### P-CHANNEL ENHANCEMENT MODE

### TERMINAL DESIGNATION



### JEDEC TO-204AA


### Absolute Maximum Ratings

Parameter		2N6804	Units
$V_{DS}$	Drain-Source Voltage	-100*	V
$V_{DG}$	Drain-Gate Voltage ( $R_{GS} = 20k\Omega$ )	-100*	V
$I_D @ T_C = 25^\circ C$	Continuous Drain Current	-11*	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current	-7.0*	A
$I_{DM}$	Pulsed Drain Current <sup>②</sup>	-50*	A
$V_{GS}$	Gate-Source Voltage	$\pm 20^*$	V
$P_D @ T_C = 25^\circ C$	Max. Power Dissipation	75* (See Fig. 14)	W
	Linear Derating Factor	0.6* (See Fig. 14)	W/ $^\circ C$
$E_{AS}$	Single Pulse Avalanche Energy <sup>③</sup>	500	mJ
$T_J$ $T_{stg}$	Operating Junction and Storage Temperature Range	-55* to 150*	$^\circ C$
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)	$^\circ C$

Electrical Characteristics @  $T_C = 25^\circ\text{C}$  (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$BV_{DSS}$ Drain-Source Breakdown Voltage	-100*	—	—	V	$V_{GS} = 0V, I_D = 1.0mA$
$V_{GS(th)}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$V_{DS} = V_{GS}, I_D = -0.25mA$
$I_{GSS}$ Gate-Source Leakage Forward	—	—	-100	nA	$V_{GS} = -20V$
$I_{GSS}$ Gate-Source Leakage Reverse	—	—	100	nA	$V_{GS} = 20V$
$I_{DSS}$ Zero Gate Voltage Drain Current	—	—	-0.25*	$\mu A$	$V_{DS} = \text{Max. Rating}, V_{GS} = 0V$
	—	—	-1000	$\mu A$	$V_{DS} = \text{Max. Rating} \times 0.8, V_{GS} = 0V, T_C = 125^\circ\text{C}$
$V_{DS(on)}$ On-State Drain Current $\text{\textcircled{1}}$	-11*	—	—	A	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, V_{GS} = -10V$
$R_{DS(on)}$ Static Drain-Source On-State Resistance $\text{\textcircled{1}}$	—	—	0.30	$\Omega$	$V_{GS} = -10V, I_D = -6.5A$
$g_{fs}$ Forward Transconductance $\text{\textcircled{1}}$	2.0	3.7	—	S( $\Omega$ )	$V_{DS} > I_{D(on)} \times R_{DS(on)} \text{ max.}, I_D = -6.5A$
$C_{iss}$ Input Capacitance	400	500	—	pF	$V_{GS} = 0V, V_{DS} = -25V, f = 1.0 \text{ MHz}$
$C_{oss}$ Output Capacitance	100	300	—	pF	See Fig. 10
$C_{rss}$ Reverse Transfer Capacitance	50	100	—	pF	
$t_{d(on)}$ Turn-On Delay Time	—	30	60	ns	$V_{DD} = -35V, I_D = -7.0A, Z_0 = 50\Omega$
$t_r$ Rise Time	—	70	140	ns	See Fig. 17
$t_{d(off)}$ Turn-Off Delay Time	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)
$t_f$ Fall Time	—	70	140	ns	
$Q_g$ Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$V_{GS} = -15V, I_D = -15A, V_{DS} = 0.8 \text{ Max. Rating}$ . See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)
$Q_{gs}$ Gate-Source Charge	—	13	23	nC	
$Q_{gd}$ Gate-Drain ("Miller") Charge	—	12	22	nC	
$L_D$ Internal Drain Inductance	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.
$L_S$ Internal Source Inductance	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.


6



## Thermal Resistance

$R_{\theta jc}$ Junction-to-Case	—	—	1.67*	$^\circ\text{C/W}$	
$R_{\theta cs}$ Case-to-Sink	—	0.1	—	$^\circ\text{C/W}$	Mounting surface flat, smooth, and greased.
$R_{\theta ja}$ Junction-to-Ambient	—	—	30	$^\circ\text{C/W}$	Typical socket mount

## Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
$I_S$ Continuous Source Current (Body Diode)	—	—	-11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
$I_{SM}$ Pulse Source Current (Body Diode) $\text{\textcircled{2}}$	—	—	-50	A	
$V_{SD}$ Diode Forward Voltage $\text{\textcircled{1}}$	—	—	-1.5	V	$T_C = 25^\circ\text{C}, I_S = -11A, V_{GS} = 0V$
$t_{rr}$ Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -11A, di_F/dt = -100 \text{ A}/\mu\text{s}$
$Q_{RR}$ Reverse Recovered Charge	—	1.8	—	$\mu\text{C}$	$T_J = 25^\circ\text{C}, I_F = -11A, di_F/dt = -100 \text{ A}/\mu\text{s}$
$t_{on}$ Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$ .				

\*JEDEC Registered Value

 $\text{\textcircled{1}}$  Pulse Test: Pulse width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ . $\text{\textcircled{2}}$  Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal impedance Curve (Fig. 5). $\text{\textcircled{3}}$   $V_{DD} = 25V$ , Starting  $T_J = 25^\circ\text{C}$ ,  $L = 6.2 \text{ mH}$ ,  $H_0 = 25\Omega$ , Peak  $I_L = 11 \text{ A}$ , (See Fig. 15 and 16).




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical saturation characteristic.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

2N6804




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.