


Avalanche-Energy-Rated P-Channel Power MOSFETs

TERMINAL DIAGRAM




-11A, -100V

$r_{DS(on)} = 0.30\Omega$

Features:

- Single pulse avalanche energy rated
- SOA is power-dissipation limited
- Nanosecond switching speeds
- Linear transfer characteristics
- High input impedance

P-CHANNEL ENHANCEMENT MODE



JEDEC TO-204AA


The 2N6804 is an advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. This is a p-channel enhancement-mode silicon-gate power field-effect transistor designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. This type can be operated directly from integrated circuits

The 2N6804 is supplied in the JEDEC TO-204AA steel package.

Absolute Maximum Ratings

Parameter	2N6804	Units
V_{DS} Drain-Source Voltage	-100*	V
V_{DG} Drain-Gate Voltage ($R_{GS} = 20k\Omega$)	-100*	V
$I_D @ T_C = 25^\circ C$ Continuous Drain Current	-11*	A
$I_D @ T_C = 100^\circ C$ Continuous Drain Current	-7.0*	A
I_{DM} Pulsed Drain Current ②	-50*	A
V_{GS} Gate-Source Voltage	$\pm 20^*$	V
$P_D @ T_C = 25^\circ C$ Max. Power Dissipation	75* (See Fig. 14)	W
Linear Derating Factor	0.6* (See Fig. 14)	W/ $^\circ C$
E_{AS} Single Pulse Avalanche Energy ③	500	mJ
T_J T_{stg} Operating Junction and Storage Temperature Range	-55* to 150*	$^\circ C$
Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)	$^\circ C$


Electrical Characteristics @ $T_C = 25^\circ\text{C}$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions	
BV_{DSS} Drain-Source Breakdown Voltage	-100*	—	—	V	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 1.0\text{mA}$	
$\text{V}_{\text{GS}(\text{th})}$ Gate Threshold Voltage	-2.0*	—	-4.0*	V	$\text{V}_{\text{DS}} = \text{V}_{\text{GS}}, \text{I}_D = -0.25\text{mA}$	
I_{GSS} Gate-Source Leakage Forward	—	—	-100	nA	$\text{V}_{\text{GS}} = -20\text{V}$	
I_{GSS} Gate-Source Leakage Reverse	—	—	100	nA	$\text{V}_{\text{GS}} = 20\text{V}$	
I_{DSS} Zero Gate Voltage Drain Current	—	—	-0.25*	μA	$\text{V}_{\text{DS}} = \text{Max. Rating}, \text{V}_{\text{GS}} = 0\text{V}$	
	—	—	-1000	μA	$\text{V}_{\text{DS}} = \text{Max. Rating} \times 0.8, \text{V}_{\text{GS}} = 0\text{V}, T_C = 125^\circ\text{C}$	
$\text{V}_{\text{DS}(\text{on})}$ On-State Drain Current ①	-11*	—	—	A	$\text{V}_{\text{DS}} > \text{I}_{\text{D}(\text{on})} \times R_{\text{DS}(\text{on}) \text{ max.}}, \text{V}_{\text{GS}} = -10\text{V}$	
$R_{\text{DS}(\text{on})}$ Static Drain-Source On-State Resistance ①	—	—	0.30	Ω	$\text{V}_{\text{GS}} = -10\text{V}, \text{I}_D = -6.5\text{A}$	
g_{fs} Forward Transconductance ①	2.0	3.7	—	S(Ω)	$\text{V}_{\text{DS}} > \text{I}_{\text{D}(\text{on})} \times R_{\text{DS}(\text{on}) \text{ max.}}, \text{I}_D = -6.5\text{A}$	
C_{iss} Input Capacitance	400	500	—	pF	$\text{V}_{\text{GS}} = 0\text{V}, \text{V}_{\text{DS}} = -25\text{V}, f = 1.0 \text{ MHz}$	
C_{oss} Output Capacitance	100	300	—	pF	See Fig. 10	
C_{rss} Reverse Transfer Capacitance	50	100	—	pF		
$t_{\text{d}(\text{on})}$ Turn-On Delay Time	—	30	60	ns	$\text{V}_{\text{DD}} = -35\text{V}, \text{I}_D = -7.0\text{A}, Z_0 = 50\Omega$	
t_r Rise Time	—	70	140	ns	See Fig. 17	
$t_{\text{d}(\text{off})}$ Turn-Off Delay Time	—	70	140	ns	(MOSFET switching times are essentially independent of operating temperature.)	
t_f Fall Time	—	70	140	ns		
Q_g Total Gate Charge (Gate-Source Plus Gate-Drain)	—	25	45	nC	$\text{V}_{\text{GS}} = -15\text{V}, \text{I}_D = -15\text{A}, \text{V}_{\text{DS}} = 0.8 \text{ Max. Rating}$. See Fig. 18 for test circuit. (Gate charge is essentially independent of operating temperature.)	
Q_{gs} Gate-Source Charge	—	13	23	nC		
Q_{gd} Gate-Drain ("Miller") Charge	—	12	22	nC		
L_D Internal Drain Inductance	—	5.0	—	nH	Measured between the contact screw on header that is closer to source and gate pins and center of die.	Modified MOSFET symbol showing the internal device inductances. 
L_S Internal Source Inductance	—	12.5	—	nH	Measured from the source pin, 6 mm (0.25 in.) from header and source bonding pad.	

Thermal Resistance

R_{JJC} Junction-to-Case	—	—	1.67*	$^\circ\text{C}/\text{W}$	
R_{JCS} Case-to-Sink	—	0.1	—	$^\circ\text{C}/\text{W}$	Mounting surface flat, smooth, and greased.
R_{JJA} Junction-to-Ambient	—	—	30	$^\circ\text{C}/\text{W}$	Typical socket mount

Source-Drain Diode Ratings and Characteristics

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I_S Continuous Source Current (Body Diode)	—	—	-11*	A	Modified MOSFET symbol showing the integral reverse P-N junction rectifier. 
I_{SM} Pulse Source Current (Body Diode) ②	—	—	-50	A	
V_{SD} Diode Forward Voltage ①	—	—	-1.5	V	$T_J = 25^\circ\text{C}, I_S = -11\text{A}, \text{V}_{\text{GS}} = 0\text{V}$
t_{rr} Reverse Recovery Time	—	—	250	ns	$T_J = 25^\circ\text{C}, I_F = -11\text{A}, dI_F/dt = -100 \text{ A}/\mu\text{s}$
Q_{RR} Reverse Recovered Charge	—	1.8	—	μC	$T_J = 25^\circ\text{C}, I_F = -11\text{A}, dI_F/dt = -100 \text{ A}/\mu\text{s}$
t_{on} Forward Turn-on Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by $L_S + L_D$.				

*JEDEC Registered Value

① Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.

② Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Fig. 5).

③ $V_{\text{DD}} = 25\text{V}$, Starting $T_J = 25^\circ\text{C}$, $L = 6.2 \text{ mH}$, $H_g = 25\Omega$, Peak $I_L = 11 \text{ A}$. (See Fig. 15 and 16).

2N6804




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical saturation characteristic.




Fig. 4 - Maximum safe operating area.






Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.




92CS-43293

Fig. 6 - Typical transconductance vs. drain current.




92CS-43270

Fig. 7 - Typical source-drain diode forward voltage.




92CS-43294

Fig. 8 - Breakdown voltage vs. temperature.




92CS-43303

Fig. 9 - Normalized on-resistance vs. temperature.



92CS-43295

Fig. 10 - Typical capacitance vs. drain-to-source voltage.



92CS-43297

Fig. 11 - Typical gate charge vs. gate-to-source voltage.

2N6804




Fig. 12 - Typical on-resistance vs. drain current.




Fig. 13 - Maximum drain current vs. case temperature.




Fig. 14 - Power vs. temperature derating curve.




Fig. 15 - Unclamped inductive test circuit.




Fig. 16 - Unclamped inductive waveforms.




Fig. 17 - Switching time test circuit.




Fig. 18 - Gate charge test circuit.