HD74AC157TELL - Renesas Technology / Hitachi Semiconductor

Rev.2.00, Jul.16.2004, page 1 of 7

HD74AC157

Quad 2-Input Multiplexer REJ03D0252–0200Z

(Previous ADE-205-3 71 (Z))

Rev.2.00

Jul.16.2004

Description

The HD74AC157 is a high-speed quad 2-input multiplexer. Four bits of data from two sources can be selected using

the common Select and Enable inputs. The four outputs present the selected data in the true (noninverted) form. The

HD74AC157 can also be used as a function generator.

Features

• Outputs Source/Sink 24 mA

• Ordering Information

Part Name Package Type Package Code Package Abbreviation Taping Abbreviation (Quantity)

HD74AC157AFPEL SOP-16 pin (JEITA) FP-16DAV FP EL (2,000 pcs/reel)

HD74AC157ARPEL SOP-16 pin (JEDEC) FP-16DNV RP EL (2,500 pcs/reel)

HD74AC157TELL TSSOP-16 pin TTP-16DAV T ELL(2,000 pcs/reel)

Notes: 1. Please consult the sales office for the above package availability.

2. The packages with lead-free pins are distinguished from the conventional products by adding V at the end of

the package code.

Pin Arrangement

GND

(Top view)

HD74AC157

Rev.2.00, Jul.16.2004, page 2 of 7

Logic Symbol

Pin Names

I0a to I0d Source 0 Data Inputs

I1a to I1d Source 1 Data Inputs

EEnable Input

S Select Input

Za to ZdOutputs

Functional Description

The HD74AC157 is a quad 2-input multiplexer. It selects four bits of data from two sources under the control of a

common Select input (S). The Enable input (E) is active-Low. when E is High, all of the outputs (Z) are forced Low

regardless of all other inputs. The HD74AC157 is the logic implementation of a 4-pole, 2-position switch where the

position of the switch is determined b y the logic levels supp lied to the Select input. The logic equations for the outputs

are shown below:

Za = E•(I1a•S + I0a•S)

Zb = E•(I1b•S + I0b•S)

Zc = E•(I1c•S + I0c•S)

Zd = E•(I1d•S + I0d•S)

A common use of the HD74AC157 is the moving of data from two groups of register to four common output busses.

The particular register from which the data comes is determined by the state of the Select input. A less obvious use is

as a function generator. The HD74AC157 can generate any four of the sixteen different functions of two variables with

one variable common. This is useful for impleme nting gating functions.

Truth Table

Inputs Output

ESI

0I1Z

HXXXL

LHXLL

LHXHH

LLLXL

LLHXH

H : High Voltage Level

L : Low Voltage Level

X : Immaterial

HD74AC157

Rev.2.00, Jul.16.2004, page 3 of 7

Logic Diagram

ZaZbZcZd

I0a I1a I0b I1b I0c I1c I0d I1d SE

Please note that this diagram is provided only for the understanding of logic operations and should not be

used to estimate propagation delays.

Absolute Maximum Ratings

Item Symbol Ratings Unit Condition

Supply voltage VCC –0.5 to 7 V

–20 mA VI = –0.5VDC input diode current IIK 20 mA VI = Vcc+0.5V

DC input voltage VI–0.5 to Vcc+0.5 V

–50 mA VO = –0.5VDC output diode current IOK 50 mA VO = Vcc+0.5V

DC output voltage VO–0.5 to Vcc+0.5 V

DC output source or sink current IO±50 mA

DC VCC or ground current per output pin ICC, IGND ±50 mA

Storage temperature Tstg –65 to +150 °C

Recommended Operating Conditions

Item Symbol Ratings Unit Condition

Supply voltage VCC 2 to 6 V

Input and output voltage VI, VO0 to VCC V

Operating temperature Ta –40 to +85 °CVCC = 3.0V

VCC = 4.5 V

Input rise and fall time

(except Schmitt inputs)

VIN 30% to 70% VCC

tr, tf 8 ns/V

VCC = 5.5 V

HD74AC157

Rev.2.00, Jul.16.2004, page 4 of 7

DC Characteristics

Ta = 25°

°°

°C Ta = –40 to

+85°

°°

°C

Item Sym-

bol Vcc

(V) min. typ. max. min. max.

Unit Condition

3.0 2.1 1.5 — 2.1 —

4.5 3.15 2.25 — 3.15 —

VIH

5.5 3.85 2.75 — 3.85 —

VOUT = 0.1 V or VCC –0.1 V

3.0 — 1.50 0.9 — 0.9

4.5 — 2.25 1.35 — 1.35

Input Voltage

VIL

5.5 — 2.75 1.65 — 1.65

VOUT = 0.1 V or VCC –0.1 V

3.0 2.9 2.99 — 2.9 —

4.5 4.4 4.49 — 4.4 —

5.5 5.4 5.49 — 5.4 —

VIN = VIL or VIH

IOUT = –50 µA

3.0 2.58 — — 2.48 — IOH = –12 mA

4.5 3.94 — — 3.80 — IOH = –24 mA

VOH

5.5 4.94 — — 4.80 —

VIN = VIL or VIH

IOH = –24 mA

3.0 — 0.002 0.1 — 0.1

4.5 — 0.001 0.1 — 0.1

5.5 — 0.001 0.1 — 0.1

VIN = VIL or VIH

IOUT = 50 µA

3.0 — — 0.32 — 0.37 IOL = 12 mA

4.5 — — 0.32 — 0.37 IOL = 24 mA

Output voltage

VOL

5.5 — — 0.32 — 0.37

VIN = VIL or VIH

IOL = 24 mA

Input leakage

current IIN 5.5 — — ±0.1 — ±1.0 µAV

IN = VCC or GND

IOLD 5.5———86—mAV

OLD = 1.1 VDynamic outp ut

current*IOHD 5.5 — — — –75 — mA VOHD = 3.85 V

Quiescent su pply

current ICC 5.5 — — 8.0 — 80 µAV

IN = VCC or ground

*Maximum test duration 2.0 ms, one output loaded at a time.

AC Characteristics: HD74AC157

Ta = +25°C

CL = 50 pF Ta = –40°C to +85°C

CL = 50 pF

Item Symbol VCC (V)*1Min Typ Max Min Max Unit

Propagation delay tPLH 3.3 1.0 7.0 11.5 1.0 13.0 ns

S to Zn5.0 1.0 5.5 9.0 1.0 10.0

Propagation delay tPHL 3.3 1.0 6.5 11.0 1.0 12.0 ns

S to Zn5.0 1.0 5.0 8.5 1.0 9.5

Propagation delay tPLH 3.3 1.0 7.0 11.5 1.0 13.0 ns

E to Z n5.0 1.0 5.5 9.0 1.0 10.0

Propagation delay tPHL 3.3 1.0 6.5 11.0 1.0 12.0 ns

E to Z n5.0 1.0 5.5 9.0 1.0 9.5

Propagation delay tPLH 3.3 1.0 5.0 8.5 1.0 9.0 ns

In to Zn5.0 1.0 4.0 6.5 1.0 7.0

Propagation delay tPHL 3.3 1.0 5.0 8.0 1.0 9.0 ns

In to Zn5.0 1.0 4.0 6.5 1.0 7.0

Note: 1. Voltage Range 3.3 is 3.3 V ± 0.3 V

Voltage Range 5.0 is 5.0 V ± 0.5 V

HD74AC157

Rev.2.00, Jul.16.2004, page 5 of 7

Capacitance

Item Symbol Typ Unit Condition

Input capacitan ce CIN 4.5 pF VCC = 5.5 V

Power dissipation capacitance CPD 50.0 pF VCC = 5.0 V

HD74AC157

Rev.2.00, Jul.16.2004, page 6 of 7

Package Dimensions

Package Code

JEDEC

JEITA

Mass

(reference value)

FP-16DAV

—

Conforms

0.24 g

*Ni/Pd/Au plating

*0.20 ± 0.05

*0.40 ± 0.06

0.12

0.15

2.20 Max

5.5

10.06

0.80 Max

16 9

10.5 Max

+ 0.20

– 0.30

7.80

0.70 ± 0.20

0˚ – 8˚

0.10 ± 0.10

1.15

1.27

As of January, 2003

Unit: mm

Package Code

JEDEC

JEITA

Mass

(reference value)

FP-16DNV

Conforms

0.15 g

*Ni/Pd/Au plating

1.27

16 9

0.15

0.25

1.75 Max 3.95

*0.20 ± 0.05

9.9

0˚ – 8˚

10.3 Max

+ 0.10

– 0.30

6.10

+ 0.67

– 0.20

0.60

+ 0.11

– 0.04

0.14

*0.40 ± 0.06

0.635 Max

1.08

As of January, 2003

Unit: mm

HD74AC157

Rev.2.00, Jul.16.2004, page 7 of 7

Package Code

JEDEC

JEITA

Mass

(reference value)

TTP-16DAV

—

0.05 g

*Ni/Pd/Au plating

0.50 ± 0.10

0˚ – 8˚

*0.15 ± 0.05

6.40 ± 0.20

0.10

1.10 Max

0.13 M

0.65

16 9

4.40

5.00

5.30 Max

0.07+0.03

–0.04

0.65 Max

1.0

*0.20 ± 0.05

As of January, 2003

Unit: mm

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble

may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.

Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary

circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's

application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.

2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data,

diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of

publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is

therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product

information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors.

Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor

home page (http://www.renesas.com).

4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to

evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes

no responsibility for any damage, liability or other loss resulting from the information contained herein.

5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life

is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a

product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater

use.

6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.

7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and

cannot be imported into a country other than the approved destination.

Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

http://www.renesas.com

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A

Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

Renesas Technology Europe Limited.

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom

Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

Renesas Technology Europe GmbH

Dornacher Str. 3, D-85622 Feldkirchen, Germany

Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

Renesas Technology Hong Kong Ltd.

7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong

Tel: <852> 2265-6688, Fax: <852> 2375-6836

Renesas Technology Taiwan Co., Ltd.

FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan

Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology (Shanghai) Co., Ltd.

26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China

Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

Renesas Technology Singapore Pte. Ltd.

1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632

Tel: <65> 6213-0200, Fax: <65> 6278-8001

RENESAS SALES OFFICES

Colophon .1.0